Patents by Inventor Gowrishankar Chindalore
Gowrishankar Chindalore has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7642163Abstract: An electronic device can include a nonvolatile memory cell having DSEs within a dielectric layer. In one aspect, a process of forming the electronic device can include implanting and nucleating a first charge-storage material to form DSEs. The process can also include implanting a second charge-storage material and growing the DSEs such that the DSEs include the first and second charge-storage material. In another aspect, a process of forming the electronic device can include forming a semiconductor layer over a dielectric layer, implanting a charge-storage material, and annealing the dielectric layer. After annealing, substantially none of the charge-storage material remains within a denuded zone within the dielectric layer. In a third aspect, within a dielectric layer, a first set of DSEs can be spaced apart from a second set of DSEs, wherein substantially no DSEs lie between the first set of DSEs and the second set of DSEs.Type: GrantFiled: March 30, 2007Date of Patent: January 5, 2010Assignee: Freescale Semiconductor, IncInventors: Rajesh A. Rao, Tushar P. Merchant, Ramachandran Muralidhar, Gowrishankar Chindalore, David Sing, Jane Yater
-
Publication number: 20080242022Abstract: An electronic device can include a nonvolatile memory cell having DSEs within a dielectric layer. In one aspect, a process of forming the electronic device can include implanting and nucleating a first charge-storage material to form DSEs. The process can also include implanting a second charge-storage material and growing the DSEs such that the DSEs include the first and second charge-storage material. In another aspect, a process of forming the electronic device can include forming a semiconductor layer over a dielectric layer, implanting a charge-storage material, and annealing the dielectric layer. After annealing, substantially none of the charge-storage material remains within a denuded zone within the dielectric layer. In a third aspect, within a dielectric layer, a first set of DSEs can be spaced apart from a second set of DSEs, wherein substantially no DSEs lie between the first set of DSEs and the second set of DSEs.Type: ApplicationFiled: March 30, 2007Publication date: October 2, 2008Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Rajesh A. Rao, Tushar P. Merchant, Ramachandran Muralidhar, Gowrishankar Chindalore, David Sing, Jane Yater
-
Publication number: 20080019178Abstract: An electronic circuit can include a first memory cell and a second memory cell. In one embodiment, source/drain regions of the first and second memory cells can be electrically connected to each other. The source/drain regions may electrically float regardless of direction in which carriers flow through channel regions of the memory cells. In another embodiment, the first memory cell can be electrically connected to a first gate line, and the second memory cell can be electrically connected to a greater number of gate lines as compared to the first memory cell. In another aspect, the first and second memory cells are connected to the same bit line. Such bit line can electrically float when programming or reading the first memory cell or the second memory cell or any combination thereof.Type: ApplicationFiled: August 6, 2007Publication date: January 24, 2008Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Jane Yater, Gowrishankar Chindalore, Cheong Hong
-
Publication number: 20070238249Abstract: A semiconductor storage cell includes a first source/drain region underlying a first trench defined in a semiconductor layer. A second source/drain region underlies a second trench in the semiconductor layer. A first select gate in the first trench and a second select gate in the second trench are lined by a select gate dielectric. A charge storage stack overlies the select gates and a control gate overlies the stack. The DSEs may comprise discreet accumulations of polysilicon. An upper surface of the first and second select gates is lower than an upper surface of the first and second trenches. The control gate may be a continuous control gate traversing and running perpendicular to the select gates. The cell may include contacts to the semiconductor layer. The control gate may include a first control gate overlying the first select gate and a second control gate overlying the second select gate.Type: ApplicationFiled: March 30, 2006Publication date: October 11, 2007Inventors: Craig Swift, Gowrishankar Chindalore, Paul Ingersoll
-
Publication number: 20070176226Abstract: A memory cell is programmed by injecting charge into a charge storage layer of the memory cell. A desired programmed charge results in the charge storage layer over an edge portion of a channel region of the memory cell. An undesired programmed charge results in the charge storage layer over an inner portion of the channel region. Charge tunneling is used to substantially remove the undesired programmed charge in the charge storage layer. In one form the memory cell has a substrate having a channel region, a first dielectric layer over the substrate and a charge storage layer over the first dielectric layer. A second dielectric layer over the charge storage layer has a first portion that is thicker than a second portion to selectively control the charge tunneling.Type: ApplicationFiled: January 27, 2006Publication date: August 2, 2007Inventors: Craig Swift, Gowrishankar Chindalore
-
Publication number: 20070177440Abstract: A memory cell is programmed by injecting charge into a charge storage layer of the memory cell. A desired programmed charge results in the charge storage layer over an edge portion of a channel region of the memory cell. An undesired programmed charge results in the charge storage layer over an inner portion of the channel region. Charge tunneling is used to substantially remove the undesired programmed charge in the charge storage layer. In one form the memory cell has a substrate having a channel region, a first dielectric layer over the substrate and a charge storage layer over the first dielectric layer. A second dielectric layer over the charge storage layer has a first portion that is thicker than a second portion to selectively control the charge tunneling.Type: ApplicationFiled: January 27, 2006Publication date: August 2, 2007Inventors: Craig Swift, Gowrishankar Chindalore
-
Publication number: 20070176223Abstract: A memory cell is implemented using a semiconductor fin in which the channel region is along a sidewall of the fin between source and drains regions. One portion of the channel region has a select gate adjacent to it and another other portion has the control gate adjacent to it with a charge storage structure there between. In some embodiments, independent control gate structures are located adjacent opposite sidewalls of the fin so as to implement two memory cells.Type: ApplicationFiled: January 27, 2006Publication date: August 2, 2007Inventors: Gowrishankar Chindalore, Craig Swift
-
Publication number: 20070158734Abstract: An electronic device including a multi-gate electrode structure overlying the channel region further comprising a first and second gate electrode spaced apart from each other by a layer, and a process for forming the electronic device is disclosed. The multi-gate electrode structure can have a sidewall spacer structure having first and second portions. The first and second gate electrodes can have different conductivity types. The electronic device can also include a first gate electrode of a first conductivity type overlying the channel region, a second gate electrode of a second conductivity type lying between the first gate electrode and the channel region, and a first layer capable of storing charge lying between the first gate electrode and the substrate.Type: ApplicationFiled: January 9, 2006Publication date: July 12, 2007Applicant: Freescale Semiconductor, Inc.Inventor: Gowrishankar Chindalore
-
Publication number: 20070134888Abstract: A method of making a semiconductor device includes providing a first wafer and providing a second wafer having a first side and a second side, the second wafer including a semiconductor substrate, a storage layer, and a layer of gate material. The storage layer may be located between the semiconductor structure and the layer of the gate material and the storage layer may be located closer to the first side of the second wafer than the semiconductor structure. The method further includes boding the first side of the second wafer to the first wafer. The method further includes removing a first portion of the semiconductor structure to leave a layer of the semiconductor structure after the bonding. The method further includes forming a transistor having a channel region, wherein at least a portion of the channel region is formed from the layer of the semiconductor structure.Type: ApplicationFiled: December 14, 2005Publication date: June 14, 2007Inventors: Craig Swift, Gowrishankar Chindalore, Thuy Dao, Michael Sadd
-
Publication number: 20070134867Abstract: A method is provided which includes forming a first gate overlying a major surface of an electronic device substrate and forming a second gate overlying and spaced apart from the first gate. The method further includes forming a charge storage structure horizontally adjacent to, and continuous along, the first gate and the second gate, wherein a major surface of the charge storage structure is substantially vertical to the major surface of the substrate.Type: ApplicationFiled: December 14, 2005Publication date: June 14, 2007Applicant: Freescale Semiconductor, Inc.Inventors: Michael Sadd, Gowrishankar Chindalore, Cheong Hong
-
Publication number: 20070117319Abstract: A floating gate memory cell has a floating gate in which there are two floating gate layers. The top layer is etched to provide a contour in the top layer while leaving the lower layer unchanged. The control gate follows the contour of the floating gate to increase capacitance therebetween. The two layers of the floating gate can be polysilicon separated by a very thin etch stop layer. This etch stop layer is thick enough to provide an etch stop during a polysilicon etch but preferably thin enough to be electrically transparent. Electrons are able to easily move between the two layers. Thus the etch of the top layer does not extend into the lower layer but the first and second layer have the electrical effect for the purposes of a floating gate of being a continuous conductive layer.Type: ApplicationFiled: January 24, 2007Publication date: May 24, 2007Applicant: Freescale Semiconductor, Inc.Inventors: Gowrishankar Chindalore, Craig Swift
-
Publication number: 20070105306Abstract: A method for making a multibit non-volatile memory cell structure is provided herein. In accordance with the method, a semiconductor substrate (101) is provided, and first and second sets of memory stacks (103, 105, 107, and 109) are formed on the substrate, each memory stack comprising a control gate (111) and a layer of memory material (113). A source/drain region (123) is then formed between the first and second sets of memory stacks, and a silicide layer (125) is formed over the source/drain region.Type: ApplicationFiled: November 4, 2005Publication date: May 10, 2007Inventors: Erwin Prinz, Gowrishankar Chindalore, Paul Ingersoll
-
Publication number: 20070091690Abstract: A method is provided which includes erasing a first plurality of non-volatile memory bit cells in a memory block comprising a third plurality of memory bit cells during an erase procedure, such that upon completion of the erase procedure, the first plurality of non-volatile memory bit cells are at an erased state. The method also includes programming a second plurality of non-volatile memory bit cells in the memory block during the erase procedure, such that the second plurality of non-volatile memory bit cells is a subset of the third plurality of non-volatile memory bit cells and upon completion of the erase procedure, the second plurality of non-volatile memory bit cells are at a programmed state.Type: ApplicationFiled: October 26, 2005Publication date: April 26, 2007Applicant: Freescale Semiconductor, Inc.Inventors: Ronald Syzdek, Gowrishankar Chindalore, Paul Ingersoll, Peter Kuhn
-
Publication number: 20070082449Abstract: A semiconductor device includes a memory array having a plurality of non-volatile memory cells. Each non-volatile memory cell of the plurality of non-volatile memory cells has a gate stack. The gate stack includes a control gate and a discrete charge storage layer such as a floating gate. A dummy stack ring is formed around the memory array. An insulating layer is formed over the memory array. The dummy stack ring has a composition and height substantially the same as a composition and height of the gate stack to insure that a CMP of the insulating layer is uniform across the memory array.Type: ApplicationFiled: November 3, 2006Publication date: April 12, 2007Applicant: Freescale Semiconductor, Inc.Inventor: Gowrishankar Chindalore
-
Publication number: 20070054452Abstract: A storage device structure (10) has two bits of storage per control gate (34) and uses source side injection (SSI) to provide lower programming current. A control gate (34) overlies a drain electrode formed by a doped region (22) that is positioned in a semiconductor substrate (12). Two select gates (49 and 50) are implemented with conductive sidewall spacers adjacent to and lateral to the control gate (34). A source doped region (60) is positioned in the semiconductor substrate (12) adjacent to one of the select gates for providing a source of electrons to be injected into a storage layer (42) underlying the control gate. Lower programming results from the SSI method of programming and a compact memory cell size exists.Type: ApplicationFiled: September 28, 2006Publication date: March 8, 2007Applicant: Freescale Semiconductor, Inc.Inventors: Cheong Hong, Gowrishankar Chindalore
-
Publication number: 20070030719Abstract: A one time programmable (OTP) memory has two-bit cells for increasing density. Each cell has two select transistors and a programmable transistor in series between the two select transistors. The programmable transistor has two independent storage locations. One is between the gate and a first source/drain region and the second is between the gate and a second source/drain region. The storage locations are portions of the gate dielectric where the sources or drains overlap the gate and are independently programmed by selectively passing a programming current through them. The programming current is of sufficient magnitude and duration to permanently reduce the impedance by more than three orders of magnitude of the storage locations to be programmed. The programming current is limited in magnitude to avoid damage to other circuit elements and is preferably induced at least in part by applying a negative voltage to the gate of the programming transistor.Type: ApplicationFiled: August 5, 2005Publication date: February 8, 2007Inventors: Alexander Hoefler, Gowrishankar Chindalore
-
Publication number: 20070019472Abstract: An electronic circuit can include a first memory cell and a second memory cell. In one embodiment, source/drain regions of the first and second memory cells can be electrically connected to each other. The source/drain regions may electrically float regardless of direction in which carriers flow through channel regions of the memory cells. In another embodiment, the first memory cell can be electrically connected to a first gate line, and the second memory cell can be electrically connected to a greater number of gate lines as compared to the first memory cell. In another aspect, the first and second memory cells are connected to the same bit line. Such bit line can electrically float when programming or reading the first memory cell or the second memory cell or any combination thereof.Type: ApplicationFiled: July 25, 2005Publication date: January 25, 2007Applicant: Freescale Semiconductor, Inc.Inventors: Jane Yater, Gowrishankar Chindalore, Cheong Hong
-
Publication number: 20070018234Abstract: An electronic device can include memory cells that are connected to gate lines, bit lines, or a combination thereof. In one embodiment, at least two sets of memory cells can be oriented substantially along a first direction, (e.g., rows or columns). A first gate line may be electrically connected to fewer rows or columns of memory cells as compared to a second gate line. For example, the first gate line may only be electrically connected to the first set of memory cells, and the second gate line may be electrically connected to the second and third sets of memory cells. In another embodiment, a first bit line may be electrically connected to fewer rows or columns of memory cells as compared to a second bit line. In still another embodiment, another set of memory cells may be oriented substantially along another direction that is substantially perpendicular to the first direction.Type: ApplicationFiled: July 25, 2005Publication date: January 25, 2007Applicant: Freescale Semiconductor, Inc.Inventors: Gowrishankar Chindalore, Paul Ingersoll, Craig Swift
-
Publication number: 20070020845Abstract: A method of fabricating a semiconductor storage cell that includes first and second source/drain regions underlying first and second trenches defined in a semiconductor substrate. Sidewalls of the trenches are lined with a charge storage stack that includes a layer of discontinuous storage elements (DSEs), which are preferably silicon nanocrystals. Spacer control gates are located in the trenches adjacent to the charge storage stacks on the trench sidewalls. The trench depth exceeds the spacer height so that a gap exists between a top of the spacers and the top of the substrate. A continuous select gate layer overlies the first trench. The gap facilitates ballistic programming of the DSEs adjacent to the gap by accelerating electrons traveling substantially perpendicular to the trench sidewalls. The storage cell may employ hot carrier injection programming to program a portion of the DSEs proximal to the source/drain regions.Type: ApplicationFiled: July 25, 2005Publication date: January 25, 2007Inventors: Craig Swift, Gowrishankar Chindalore
-
Publication number: 20070020856Abstract: forming a first gate electrode within the trench after forming the discontinuous storage elements. At least one discontinuous storage element lies along the wall of the trench at an elevation between an upper surface of the first gate electrode and a primary surface of the substrate. The process can also include forming a second gate electrode overlying the first gate electrode and the primary surface of the substrate.Type: ApplicationFiled: July 25, 2005Publication date: January 25, 2007Applicant: Freescale Semiconductor, Inc.Inventors: Michael Sadd, Ko-Min Chang, Gowrishankar Chindalore, Cheong Hong, Craig Swift