Patents by Inventor Gowrishankar L. Chindalore
Gowrishankar L. Chindalore has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7619275Abstract: A process for forming an electronic device can include forming a trench within a substrate, wherein the trench includes a wall and a bottom. The process can also include including forming a portion of discontinuous storage elements that lie within the trench, and forming a first gate electrode within the trench after forming the discontinuous storage elements. At least one discontinuous storage element lies along the wall of the trench at an elevation between an upper surface of the first gate electrode and a primary surface of the substrate. The process can also include forming a second gate electrode overlying the first gate electrode and the primary surface of the substrate.Type: GrantFiled: July 25, 2005Date of Patent: November 17, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Michael A. Sadd, Ko-Min Chang, Gowrishankar L. Chindalore, Cheong M. Hong, Craig T. Swift
-
Patent number: 7619270Abstract: An electronic device can include discontinuous storage elements that lie within a trench. The electronic device can include a substrate including a trench that includes a wall and a bottom and extends from a primary surface of the substrate. The electronic device can also include discontinuous storage elements, wherein a portion of the discontinuous storage elements lies at least within the trench. The electronic device can further include a first gate electrode, wherein at least a part of the portion of the discontinuous storage elements lies between the first gate electrode and the wall of the trench. The electronic device can still further include a second gate electrode overlying the first gate electrode and the primary surface of the substrate.Type: GrantFiled: July 25, 2005Date of Patent: November 17, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Gowrishankar L. Chindalore, Paul A. Ingersoll, Craig T. Swift
-
Patent number: 7592224Abstract: A semiconductor storage cell includes a first source/drain region underlying a first trench defined in a semiconductor layer. A second source/drain region underlies a second trench in the semiconductor layer. A first select gate in the first trench and a second select gate in the second trench are lined by a select gate dielectric. A charge storage stack overlies the select gates and a control gate overlies the stack. The DSEs may comprise discreet accumulations of polysilicon. An upper surface of the first and second select gates is lower than an upper surface of the first and second trenches. The control gate may be a continuous control gate traversing and running perpendicular to the select gates. The cell may include contacts to the semiconductor layer. The control gate may include a first control gate overlying the first select gate and a second control gate overlying the second select gate.Type: GrantFiled: March 30, 2006Date of Patent: September 22, 2009Assignee: Freescale Semiconductor, IncInventors: Craig T. Swift, Gowrishankar L. Chindalore, Paul A. Ingersoll
-
Patent number: 7582929Abstract: An electronic device can include discontinuous storage elements that lie within a trench. In one embodiment, the electronic device can include a substrate having a trench that includes a wall and a bottom. The electronic device can also include a portion of discontinuous storage elements that lie within the trench. The electronic device can also include a first gate electrode, wherein at least one discontinuous storage element lies along the wall of the trench at an elevation between and upper surface of the first gate electrode and a primary surface of the substrate. The electronic device can also include a second gate electrode overlying the first gate electrode and the primary surface of the substrate. In another embodiment, a conductive line can be electrically connected to one or more rows or columns of memory cells, and another conductive line can be more rows or more columns of memory cells.Type: GrantFiled: July 25, 2005Date of Patent: September 1, 2009Assignee: Freescale Semiconductor, IncInventors: Michael A. Sadd, Ko-Min Chang, Gowrishankar L. Chindalore, Cheong M. Hong, Craig T. Swift
-
Publication number: 20090170262Abstract: A virtual ground memory array (VGA) is formed by a storage layer over a substrate with a conductive layer over the storage layer. The conductive layer is opened according to a patterned photoresist layer. The openings are implanted to form source/drain lines in the substrate, then filled with a layer of dielectric material. Chemical mechanical polishing (CMP) is then performed until the top of the conductive layer is exposed. This leaves dielectric spacers over the source/drain lines and conductive material between the dielectric spacers. Word lines are then formed over the conductive material and the dielectric spacers. As an alternative, instead of using a conductive layer, a sacrificial layer is used that is removed after the CMP step. After removing the sacrificial portions, the word lines are formed. In both cases, dielectric spacers reduce gate/drain capacitance and the distance from substrate to gate is held constant across the channel.Type: ApplicationFiled: March 4, 2009Publication date: July 2, 2009Applicant: Freescale Semiconductor, Inc.Inventors: Craig T. Swift, Gowrishankar L. Chindalore, Laureen H. Parker
-
Patent number: 7550348Abstract: A storage device structure (10) has two bits of storage per control gate (34) and uses source side injection (SSI) to provide lower programming current. A control gate (34) overlies a drain electrode formed by a doped region (22) that is positioned in a semiconductor substrate (12). Two select gates (49 and 50) are implemented with conductive sidewall spacers adjacent to and lateral to the control gate (34). A source doped region (60) is positioned in the semiconductor substrate (12) adjacent to one of the select gates for providing a source of electrons to be injected into a storage layer (42) underlying the control gate. Lower programming results from the SSI method of programming and a compact memory cell size exists.Type: GrantFiled: September 28, 2006Date of Patent: June 23, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Cheong M. Hong, Gowrishankar L. Chindalore
-
Patent number: 7544980Abstract: A memory cell is implemented using a semiconductor fin in which the channel region is along a sidewall of the fin between source and drains regions. One portion of the channel region has a select gate adjacent to it and another other portion has the control gate adjacent to it with a charge storage structure there between. In some embodiments, independent control gate structures are located adjacent opposite sidewalls of the fin so as to implement two memory cells.Type: GrantFiled: January 27, 2006Date of Patent: June 9, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Gowrishankar L. Chindalore, Craig T. Swift
-
Publication number: 20090111229Abstract: A method forms a split gate memory cell by providing a semiconductor substrate and forming an overlying select gate. The select gate has a predetermined height and is electrically insulated from the semiconductor substrate. A charge storing layer is subsequently formed overlying and adjacent to the select gate. A control gate is subsequently formed adjacent to and separated from the select gate by the charge storing layer. The charge storing layer is also positioned between the control gate and the semiconductor substrate. The control gate initially has a height greater than the predetermined height of the select gate. The control gate is recessed to a control gate height that is less than the predetermined height of the select gate. A source and a drain are formed in the semiconductor substrate.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Inventors: Robert F. Steimle, Gowrishankar L. Chindalore, Matthew T. Herrick
-
Publication number: 20090108325Abstract: A method of making a semiconductor device on a semiconductor layer includes forming a select gate, a recess, a charge storage layer, and a control gate. The select gate is formed have a first sidewall over the semiconductor layer. The recess is formed in the semiconductor layer adjacent to the first sidewall of the select gate. The thin layer of charge storage material is formed in which a first portion of the thin layer of charge storage material is formed in the first recess and a second portion of the thin layer of charge storage material is formed along the first sidewall of the first select gate. The control gate is formed over the first portion of the thin layer of charge storage material. The result is a semiconductor device useful a memory cell.Type: ApplicationFiled: October 29, 2007Publication date: April 30, 2009Inventors: Sung-Taeg Kang, Gowrishankar L. Chindalore
-
Publication number: 20090111226Abstract: A method for integrating Non-Volatile Memory (NVM) circuitry with logic circuitry is provided. The method includes depositing a first layer of gate material over the NVM area and the logic area of the substrate. The method further includes depositing multiple adjoining sacrificial layers comprising nitride, oxide and nitride (ARC layer) overlying each other. The multiple adjoining sacrificial layers are used to pattern select gate and control gate of memory transistor in the NVM area, and the ARC layer of the multiple adjoining sacrificial layers is used to pattern gate of logic transistor in the logic area.Type: ApplicationFiled: October 29, 2007Publication date: April 30, 2009Inventor: Gowrishankar L. Chindalore
-
Patent number: 7518179Abstract: A virtual ground memory array (VGA) is formed by a storage layer over a substrate with a conductive layer over the storage layer. The conductive layer is opened according to a patterned photoresist layer. The openings are implanted to form source/drain lines in the substrate, then filled with a layer of dielectric material. Chemical mechanical polishing (CMP) is then performed until the top of the conductive layer is exposed. This leaves dielectric spacers over the source/drain lines and conductive material between the dielectric spacers. Word lines are then formed over the conductive material and the dielectric spacers. As an alternative, instead of using a conductive layer, a sacrificial layer is used that is removed after the CMP step. After removing the sacrificial portions, the word lines are formed. In both cases, dielectric spacers reduce gate/drain capacitance and the distance from substrate to gate is held constant across the channel.Type: GrantFiled: October 8, 2004Date of Patent: April 14, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Craig T. Swift, Gowrishankar L. Chindalore, Laureen H. Parker
-
Patent number: 7491600Abstract: A method for making a multibit non-volatile memory cell structure is provided herein. In accordance with the method, a semiconductor substrate (101) is provided, and first and second sets of memory stacks (103, 105, 107, and 109) are formed on the substrate, each memory stack including a control gate (111) and a layer of memory material (113). A source/drain region (123) is then formed between the first and second sets of memory stacks, and a silicide layer (125) is formed over the source/drain region.Type: GrantFiled: November 4, 2005Date of Patent: February 17, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Erwin J. Prinz, Gowrishankar L. Chindalore, Paul A. Ingersoll
-
Patent number: 7471560Abstract: An electronic circuit can include a first memory cell and a second memory cell. In one embodiment, source/drain regions of the first and second memory cells can be electrically connected to each other. The source/drain regions may electrically float regardless of direction in which carriers flow through channel regions of the memory cells. In another embodiment, the first memory cell can be electrically connected to a first gate line, and the second memory cell can be electrically connected to a greater number of gate lines as compared to the first memory cell. In another aspect, the first and second memory cells are connected to the same bit line. Such bit line can electrically float when programming or reading the first memory cell or the second memory cell or any combination thereof.Type: GrantFiled: August 6, 2007Date of Patent: December 30, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Jane A. Yater, Gowrishankar L. Chindalore, Cheong M. Hong
-
Publication number: 20080247255Abstract: An electronic device can include a first memory cell and a second memory cell. The first memory cell can include a first source, and a second memory cell can include a second source. The first memory cell and the second memory cell can lie within a same sector of a memory array. In one embodiment, erasing the electronic device can include erasing the first memory cell while inhibiting the erase of the second memory cell. A third memory cell can have a third source and lie within another sector. In another embodiment, inhibiting the erase of the first memory cell can include placing the first source and the third source at a same potential. In a particular embodiment, the first source can be electrically insulated from the second source.Type: ApplicationFiled: April 3, 2007Publication date: October 9, 2008Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Ronald J. Syzdek, Gowrishankar L. Chindalore, Thomas Jew
-
Patent number: 7432547Abstract: A semiconductor device (30) comprises an underlying insulating layer (34), an overlying insulating layer (42) and a charge storage layer (36) between the insulating layers (34, 42). The charge storage layer (36) and the overlying insulating layer (42) form an interface, where at least a majority of charge in the charge storage layer (36) is stored. This can be accomplished by forming a charge storage layer (36) with different materials such as silicon and silicon germanium layers or n-type and p-type material layers, in one embodiment. In another embodiment, the charge storage layer (36) comprises a dopant that is graded. By storing at least a majority of the charge at the interface between the charge storage layer (36) and the overlying insulating layer (42), the leakage of charge through the underlying insulating layer is decreased allowing for a thinner underlying insulating layer (34) to be used.Type: GrantFiled: February 13, 2004Date of Patent: October 7, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Gowrishankar L. Chindalore, Frank K. Baker, Jr., Paul A. Ingersoll, Alexander B. Hoefler
-
Patent number: 7399675Abstract: An electronic device can include an NVM array, wherein portions of word lines are formed within trenches. Insulating features are formed over heavily doped regions within the substrate. In one embodiment, charge storage stacks and a control gate electrode layer can be formed and substantially fill the trench. The insulating features help to reduce capacitive coupling between the heavily doped regions and the control gate electrode layer. In a particular embodiment, the insulating features are recessed from a top surface of a layer outside the trenches. The control gate electrode layer can form a substantially continuous electrical path along the lengths of the word lines. This particular embodiment substantially eliminates the formation of stringers or other residual etching artifacts from the control gate electrode layer within the array. A process can be performed to form the electronic device.Type: GrantFiled: March 14, 2005Date of Patent: July 15, 2008Assignee: Freescale Semiconductor, IncInventors: Gowrishankar L. Chindalore, Craig T. Swift
-
Programmable structure including discontinuous storage elements and spacer control gates in a trench
Patent number: 7394686Abstract: A semiconductor storage cell includes first and second source/drain regions underlying first and second trenches defined in a semiconductor substrate. Sidewalls of the trenches are lined with a charge storage stack that includes a layer of discontinuous storage elements (DSEs), which are preferably silicon nanocrystals. Spacer control gates are located in the trenches adjacent to the charge storage stacks on the trench sidewalls. The trench depth exceeds the spacer height so that a gap exists between a top of the spacers and the top of the substrate. A continuous select gate layer overlies the first trench. The gap facilitates ballistic programming of the DSEs adjacent to the gap by accelerating electrons traveling substantially perpendicular to the trench sidewalls. The storage cell may employ hot carrier injection programming to program a portion of the DSEs proximal to the source/drain regions.Type: GrantFiled: July 25, 2005Date of Patent: July 1, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Craig T. Swift, Gowrishankar L. Chindalore -
Patent number: 7391659Abstract: A memory cell is programmed by injecting charge into a charge storage layer of the memory cell. A desired programmed charge results in the charge storage layer over an edge portion of a channel region of the memory cell. An undesired programmed charge results in the charge storage layer over an inner portion of the channel region. Charge tunneling is used to substantially remove the undesired programmed charge in the charge storage layer. In one form the memory cell has a substrate having a channel region, a first dielectric layer over the substrate and a charge storage layer over the first dielectric layer. A second dielectric layer over the charge storage layer has a first portion that is thicker than a second portion to selectively control the charge tunneling.Type: GrantFiled: January 27, 2006Date of Patent: June 24, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Craig T. Swift, Gowrishankar L. Chindalore
-
Patent number: 7378314Abstract: A storage device has a two bit cell in which the select electrode is nearest the channel between two storage layers. Individual control electrodes are over individual storage layers. Adjacent cells are separated by a doped region that is shared between the adjacent cells. The doped region is formed by an implant in which the select gates of adjacent cells are used as a mask. This structure provides for reduced area while retaining the ability to perform programming by source side injection.Type: GrantFiled: June 29, 2005Date of Patent: May 27, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Cheong M. Hong, Gowrishankar L. Chindalore
-
Patent number: 7371626Abstract: A semiconductor device includes a memory array having a plurality of non-volatile memory cells. Each non-volatile memory cell of the plurality of non-volatile memory cells has a gate stack. The gate stack includes a control gate and a discrete charge storage layer such as a floating gate. A dummy stack ring is formed around the memory array. An insulating layer is formed over the memory array. The dummy stack ring has a composition and height substantially the same as a composition and height of the gate stack to insure that a CMP of the insulating layer is uniform across the memory array.Type: GrantFiled: November 3, 2006Date of Patent: May 13, 2008Assignee: Freescale Semiconductor, Inc.Inventor: Gowrishankar L. Chindalore