Patents by Inventor Gregory Dennis Rogers
Gregory Dennis Rogers has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7143374Abstract: A system, method and software product achieve analysis capacity for circuit analysis tools. One or more stages of a circuit design are identified. One or more descriptions of the stages are stored. Stage results are generated by independently analyzing each stage based upon the descriptions. Stage results from analyzed stages are combined to produce a single result set for the circuit design.Type: GrantFiled: March 1, 2005Date of Patent: November 28, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Patent number: 7134107Abstract: A system, method and software product determine detail of analysis in a circuit design. Pull-up driver transistors of at least one stage of the circuit design are identified. Pull-down driver transistors of the stage are identified. Configuration commands associated with control signals of the pull-up and pull-down driver transistors are processed to determine if the pull-up driver transistors and pull-down driver transistors are tied on or tied off. A determination is made whether the stage has drive fight and switching current. A detailed analysis is performed of the stage of the stage has drive fight or switching current.Type: GrantFiled: January 30, 2004Date of Patent: November 7, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Patent number: 7124380Abstract: A method for controlling analysis by an analysis tool of multiple instantiations of a circuit in a hierarchical circuit design is described. The method comprises providing a user-selected analysis option to the analysis tool; analyzing a first instantiation of the circuit as specified by the analysis option; and responsive to the first instantiation of the circuit passing the analysis, terminating analysis of the circuit.Type: GrantFiled: March 18, 2004Date of Patent: October 17, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Patent number: 7124393Abstract: A system, method and software product processes configuration information. One or more configuration elements are identified from one or more configuration commands and associated with design elements of an electronic circuit design. Each configuration element is retrieved for at least one design element.Type: GrantFiled: January 30, 2004Date of Patent: October 17, 2006Assignee: Hewlett-Packard Development Company, LP.Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Patent number: 7086019Abstract: Systems, methods and software products determine activity factors of a circuit design. An activity factor is assigned to one or more node types. One or more signal nets from a netlist of the circuit design are read. The signal nets are processed to associate one of the node types with each of the signal nets. An activity factor is determined for each of the signal nets based upon node type.Type: GrantFiled: August 25, 2003Date of Patent: August 1, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Patent number: 7076752Abstract: A system and method for determining unmatched design elements in a circuit. The system determines instances of a first type and a second type of the design elements that are connected to a specific node in the circuit, and stores the gate signal name for each determined said occurrence of the first type of design element in a first list. The gate signal name for each determined said occurrence of the second type of design element is than stored in a second list. A value of a design element characteristic and indicia thereof for each determined said occurrence of the first and the second types of the design elements is than stored.Type: GrantFiled: August 25, 2003Date of Patent: July 11, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Patent number: 7073152Abstract: Systems, methods, and software products determine a highest level signal name in a hierarchical circuit design. A signal path is traced into a hierarchically lower level of the circuit design from a predetermined net in the circuit design to a predetermined terminal instance, while adding indicia, to an instance history list, of each subsequent instance encountered. A port instance is determined on the terminal instance associated with a selected net for which the highest level signal name is to be determined. The selected net is designated as the current net. For each stored indicia in the instance history list, the net connected to the current net in a hierarchical parent of the instance identified by the indicia is determined, to establish a next current net. If a condition exists wherein there is no connection from the current net to a hierarchically higher level instance, then the current net is established as the highest level signal name for the selected net.Type: GrantFiled: August 25, 2003Date of Patent: July 4, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Patent number: 7062727Abstract: Methods, systems, software products analyze a circuit design with reduced memory utilization. Access to at least one block of the circuit design is detected. If the one block is not loaded within a circuit model of computer memory, a determination is made whether loading the one block into the circuit model would exceed a predefined maximum utilization of the computer memory. If loading the one block into the circuit model would exceed the predefined maximum utilization, one or more blocks from the circuit model are unloaded and the one block is loaded into the circuit model. If loading the one block into the circuit model would not exceed the predefined maximum utilization, the one block is loaded into the circuit model.Type: GrantFiled: August 25, 2003Date of Patent: June 13, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Systems and methods utilizing fast analysis information during detailed analysis of a circuit design
Patent number: 7058908Abstract: Systems, methods, software products utilize fast analysis information during detailed analysis of a circuit design. One or more design blocks of the circuit design are electronically analyzed to determine fast analysis results based upon assumptions of ported signal nets of each one of the design blocks. Next, it is determined whether hierarchical signal net connectivity of block instances of the design blocks and the assumptions match. If the hierarchical signal net connectivity matches the assumptions, the fast analysis results are utilized to generate detailed analysis results. If the hierarchical signal net connectivity does not match the assumptions, the one or more blocks in the hierarchical signal net connection are electronically analyzed to generate detailed analysis results.Type: GrantFiled: August 25, 2003Date of Patent: June 6, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert -
Patent number: 7047507Abstract: A method and system for determining wire capacitance for a VLSI circuit design, comprising determining all hierarchical blocks of a portion of the design; storing, for a plurality of the blocks, indicia of the most accurate one of a plurality of wire capacitance data sources; generating a wire capacitance database with an entry for each net in at least a plurality of the blocks, using information stored in at least one of the wire capacitance data sources; generating a hierarchical connectivity model for the design; and using the hierarchical connectivity model and said wire capacitance database to determine a cumulative wire capacitance value for each HLSN in each of the blocks in a portion of the design to be analyzed.Type: GrantFiled: August 25, 2003Date of Patent: May 16, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Patent number: 7032206Abstract: Systems, methods, and software products iteratively traverse a hierarchical circuit design. An initial net and an instance history that uniquely defines the initial net within the design are selected. The initial net and the instance history are appended to a list of nets to be processed. The initial net and the instance history are inserted into a set of visited nets. Each additional net connected to the initial net is visited in response to a first request from a user. The initial net and each additional net are returned in response to a second request from the user.Type: GrantFiled: August 25, 2003Date of Patent: April 18, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Patent number: 6957367Abstract: A method for controlling activity of a temporary file associated with a target file to which data is to be written.Type: GrantFiled: August 30, 2002Date of Patent: October 18, 2005Assignee: Hewlett-Packard Development Company L.P.Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Publication number: 20040216130Abstract: A method for saving and automatically restoring data contained in an object in an object-oriented software environment. The method creates a ‘checkpoint object’ with a pointer to the object of interest, and a copy of the fields in the storage object that are to be saved. After a system user has completed modifications to data values in the object, the checkpoint object is destroyed, which automatically causes all of the data values in the storage object to be restored to their original states.Type: ApplicationFiled: August 30, 2002Publication date: October 28, 2004Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Publication number: 20040078724Abstract: Techniques are disclosed for processing events, such as errors, in an event processing computer system. For example, an event processor may receive an indication of an event (such as an error), identify a priority of the event, and determine whether an action is associated with the priority of the event. If an action is associated with the priority of the event, the action may be performed. The action may, for example, include outputting a message associated with the event to an output location. A user of the system may specify which actions the event processor is to perform for events of various priorities. For example, the user may indicate that messages should only be output for events having specified priorities. The user may specify such actions, and other parameters of the event processor, using configuration information which is distinct from the event processor.Type: ApplicationFiled: June 26, 2002Publication date: April 22, 2004Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Publication number: 20040044930Abstract: A method for controlling activity of a temporary file associated with a target file to which data is to be written.Type: ApplicationFiled: August 30, 2002Publication date: March 4, 2004Inventors: S. Brandon Keller, Gregory Dennis Rogers, George Harold Robbert
-
Publication number: 20030229612Abstract: Techniques are disclosed for copying a subset of the block design information contained in a circuit design database into a block design “cubby.” A circuit design duplication tool may be implemented in software to copy the block design information. The duplication tool need not be hard-coded with information about the location of block design information for particular blocks within the circuit design database or with information about the logical structure of the database. Rather, circuit design meta-data which indicates the locations of block design information and the logical structure of the database may be provided to the duplication tool to enable the duplication tool to copy the subset of the block design information. The circuit design database and/or the cubby may be stored in a conventional computer file system, and the duplication tool may copy the subset of the block design information using conventional file system commands.Type: ApplicationFiled: June 10, 2002Publication date: December 11, 2003Inventors: S. Brandon Keller, Gregory Dennis Rogers, Charles Anthony Lelm
-
Patent number: 6637012Abstract: A method for identifying FETs implemented in a predefined logic equation defined by at least one signal name from a netlist having output nodes, supply voltages with their opposite supply voltages, and FETs with their connectivity, that includes the steps of selecting an output node from the netlist, preparing the predefined logic equation for searching FETs in the netlist, and identifying FETs from the netlist that are implemented in the prepared predefined logic equation.Type: GrantFiled: November 26, 2001Date of Patent: October 21, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventors: S. Brandon Keller, Gregory Dennis Rogers
-
Patent number: 6618840Abstract: A method is disclosed for analyzing a VLSI circuit design stored in a computer system. Each segment of the design layout is stored in the computer memory for analysis and implementation. An electronic computer-aided design (E-CAD) program is used to analyze the design. First, the E-CAD tool is run on the entire design or on a designated part thereof. The tool compares the design to specifications and returns a list of violations on a segment basis. The E-CAD tool identifies violations for the designer to fix through redesign or clarification of specifications. The method marks or flags signals of those segments reporting violations. After the designer has attempted to remedy the violations, the method reruns the E-CAD analysis on those signals that reported a violation during a prior run.Type: GrantFiled: February 12, 2001Date of Patent: September 9, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventors: S Brandon Keller, Gregory Dennis Rogers, Charles A Lelm
-
Patent number: 6606733Abstract: A method is disclosed for identifying FETs that comprise NAND and NOR logic gates in a circuit design having numerous FETs. A potential logic gate output node is queried to determine the configuration of FETs around the output node. FETs connected directly between the output node and either a high or low potential (VDD or GND) are identified and stored to memory along with a their corresponding gate signals. Branch FETs that are of a different type than the directly-connected FETs and that are channel-connected between the output node and either VDD or GND are also identified. If a gate signal for each FET in a branch corresponds to a gate signal of a directly-connected FET at the same output node, then a logic gate exists.Type: GrantFiled: February 12, 2001Date of Patent: August 12, 2003Assignee: Hewlett Packard Development Company, L.P.Inventors: S Brandon Keller, Gregory Dennis Rogers
-
Publication number: 20030140042Abstract: A system and method for providing a network-based site having a common appearance. The system may include a tag embedded in each page of a network-based site, a script to be called from within the tag, and a configuration database storing page configuration information to be called or queried by the script. The pages of the network-based site may be stored in a page storage medium. The method may include receiving a request for a page, retrieving the page from a page storage medium and executing a database script associated with the page to access configuration information from a configuration database. The method may further include receiving configuration information associated with the page from the configuration database, wherein the page, including the configuration information, may be served to a user.Type: ApplicationFiled: January 23, 2002Publication date: July 24, 2003Inventors: S. Brandon Keller, Gregory Dennis Rogers