Patents by Inventor Gregory M. Nordstrom
Gregory M. Nordstrom has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10838816Abstract: A method, system and computer program product are provided for detecting state and sparing of optical Peripheral Component Interconnect Express (PCI-Express or PCIE) cable channels attached to an IO drawer. System firmware is provided for implementing health check functions and state detection and sparing functions. One or more optical cables are connected between a host bridge and an PCIE enclosure, each optical cable includes one or more spare optical channels. An identified failed optical channel is rerouted to the spare optical channel.Type: GrantFiled: November 29, 2017Date of Patent: November 17, 2020Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Ellen M. Bauman, Timothy R. Block, Christoper J. Engel, Kaveh Naderi, Gregory M. Nordstrom, Harald Pross, Thomas R. Sand
-
Patent number: 10417166Abstract: A method, system and computer program product are provided for implementing sideband control structure for Peripheral Component Interconnect Express (PCIE) add-in cards, or cable cards, that utilize cables to connect to input/output (IO) expansion enclosures in a computer system. System firmware uniquely identifies a cable card present in a PCIE slot in a system unit. Enclosure management functions utilize sideband control paths integrated within at least cable providing sideband control signaling, and providing PCIE signaling lanes between the cable card and the IO enclosure.Type: GrantFiled: November 25, 2017Date of Patent: September 17, 2019Assignee: International Business Machines CorporationInventors: Patrick A. Buckland, Jeffery D. Haumont, Gregory M. Nordstrom, William A. Thompson
-
Patent number: 10417167Abstract: A method, system and computer program product are provided for implementing sideband control structure for Peripheral Component Interconnect Express (PCIE) add-in cards, or cable cards, that utilize cables to connect to input/output (IO) expansion enclosures in a computer system. System firmware uniquely identifies a cable card present in a PCIE slot in a system unit. Enclosure management functions utilize sideband control paths integrated within at least cable providing sideband control signaling, and providing PCIE signaling lanes between the cable card and the IO enclosure.Type: GrantFiled: November 25, 2017Date of Patent: September 17, 2019Assignee: International Business Machines CorporationInventors: Patrick A. Buckland, Jeffery D. Haumont, Gregory M. Nordstrom, William A. Thompson
-
Patent number: 10169287Abstract: A method and apparatus are provided for implementing modal selection of a bimodal coherent accelerator in a computer system. Implementing modal selection of a bimodal coherent accelerator using a PCI-Express standard Vendor Specific Extended Capability (VSEC) structure or CAPI VSEC data in the configuration space of a CAPI-capable PCIE adapter and procedures defined in the Coherent Accelerator Interface Architecture (CAIA) to enable and control a coherent coprocessor adapter over PCIE. A CAPI-capable PCIE adapter is enabled to be bimodal and operate in conventional PCI-Express (PCIE) transaction modes or CAPI modes that utilize CAIA coherence and programming interface capabilities.Type: GrantFiled: October 31, 2017Date of Patent: January 1, 2019Assignee: International Business Machines CorporationInventors: Charles R. Johns, Andrew T. Koch, Gregory M. Nordstrom
-
Patent number: 10031769Abstract: A method, system and computer program product are provided for implementing coherent accelerator function isolation for virtualization in an input/output (IO) adapter in a computer system. A coherent accelerator provides accelerator function units (AFUs), each AFU is adapted to operate independently of the other AFUs to perform a computing task that can be implemented within application software on a processor. The AFU has access to system memory bound to the application software and is adapted to make copies of that memory within AFU memory-cache in the AFU. As part of this memory coherency domain, each of the AFU memory-cache and processor memory-cache is adapted to be aware of changes to data commonly in either cache as well as data changed in memory of which the respective cache contains a copy.Type: GrantFiled: September 15, 2017Date of Patent: July 24, 2018Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Srinivas Kotta, Gregory M. Nordstrom, Timothy J. Schimke
-
Patent number: 10025616Abstract: A method, system and computer program product are provided for implementing coherent accelerator function isolation for virtualization in an input/output (IO) adapter in a computer system. A coherent accelerator provides accelerator function units (AFUs), each AFU is adapted to operate independently of the other AFUs to perform a computing task that can be implemented within application software on a processor. The AFU has access to system memory bound to the application software and is adapted to make copies of that memory within AFU memory-cache in the AFU. As part of this memory coherency domain, each of the AFU memory-cache and processor memory-cache is adapted to be aware of changes to data commonly in either cache as well as data changed in memory of which the respective cache contains a copy.Type: GrantFiled: September 15, 2017Date of Patent: July 17, 2018Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Srinivas Kotta, Gregory M. Nordstrom, Timothy J. Schimke
-
Publication number: 20180081761Abstract: A method, system and computer program product are provided for detecting state and sparing of optical Peripheral Component Interconnect Express (PCI-Express or PCIE) cable channels attached to an IO drawer. System firmware is provided for implementing health check functions and state detection and sparing functions. One or more optical cables are connected between a host bridge and an PCIE enclosure, each optical cable includes one or more spare optical channels. An identified failed optical channel is rerouted to the spare optical channel.Type: ApplicationFiled: November 29, 2017Publication date: March 22, 2018Inventors: Jesse P. Arroyo, Ellen M. Bauman, Timothy R. Block, Christoper J. Engel, Kaveh Naderi, Gregory M. Nordstrom, Harald Pross, Thomas R. Sand
-
Publication number: 20180074992Abstract: A method, system and computer program product are provided for implementing sideband control structure for Peripheral Component Interconnect Express (PCIE) add-in cards, or cable cards, that utilize cables to connect to input/output (IO) expansion enclosures in a computer system. System firmware uniquely identifies a cable card present in a PCIE slot in a system unit. Enclosure management functions utilize sideband control paths integrated within at least cable providing sideband control signaling, and providing PCIE signaling lanes between the cable card and the IO enclosure.Type: ApplicationFiled: November 25, 2017Publication date: March 15, 2018Inventors: Patrick A. Buckland, Jeffery D. Haumont, Gregory M. Nordstrom, William A. Thompson
-
Publication number: 20180074993Abstract: A method, system and computer program product are provided for implementing sideband control structure for Peripheral Component Interconnect Express (PCIE) add-in cards, or cable cards, that utilize cables to connect to input/output (IO) expansion enclosures in a computer system. System firmware uniquely identifies a cable card present in a PCIE slot in a system unit. Enclosure management functions utilize sideband control paths integrated within at least cable providing sideband control signaling, and providing PCIE signaling lanes between the cable card and the IO enclosure.Type: ApplicationFiled: November 25, 2017Publication date: March 15, 2018Inventors: Patrick A. Buckland, Jeffery D. Haumont, Gregory M. Nordstrom, William A. Thompson
-
Publication number: 20180052801Abstract: A method and apparatus are provided for implementing modal selection of a bimodal coherent accelerator in a computer system. Implementing modal selection of a bimodal coherent accelerator using a PCI-Express standard Vendor Specific Extended Capability (VSEC) structure or CAPI VSEC data in the configuration space of a CAPI-capable PCIE adapter and procedures defined in the Coherent Accelerator Interface Architecture (CAIA) to enable and control a coherent coprocessor adapter over PCIE. A CAPI-capable PCIE adapter is enabled to be bimodal and operate in conventional PCI-Express (PCIE) transaction modes or CAPI modes that utilize CAIA coherence and programming interface capabilities.Type: ApplicationFiled: October 31, 2017Publication date: February 22, 2018Inventors: Charles R. Johns, Andrew T. Koch, Gregory M. Nordstrom
-
Patent number: 9891998Abstract: A method, system and computer program product are provided for detecting state and sparing of optical Peripheral Component Interconnect Express (PCI-Express or PCIE) cable channels attached to an IO drawer. System firmware is provided for implementing health check functions and state detection and sparing functions. One or more optical cables are connected between a host bridge and an PCIE enclosure, each optical cable includes one or more spare optical channels. An identified failed optical channel is rerouted to the spare optical channel.Type: GrantFiled: September 26, 2015Date of Patent: February 13, 2018Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Ellen M. Bauman, Timothy R. Block, Christopher J. Engel, Kaveh Naderi, Gregory M. Nordstrom, Harald Pross, Thomas R. Sand
-
Patent number: 9870335Abstract: A method, system and computer program product are provided for implementing sideband control structure for Peripheral Component Interconnect Express (PCIE) add-in cards, or cable cards, that utilize cables to connect to input/output (IO) expansion enclosures in a computer system. System firmware uniquely identifies a cable card present in a PCIE slot in a system unit. Enclosure management functions utilize sideband control paths integrated within at least cable providing sideband control signaling, and providing PCIE signaling lanes between the cable card and the IO enclosure.Type: GrantFiled: April 3, 2014Date of Patent: January 16, 2018Assignee: International Business Machines CorporationInventors: Patrick A. Buckland, Jeffery D. Haumont, Gregory M. Nordstrom, William A. Thompson
-
Patent number: 9870336Abstract: A method, system and computer program product are provided for implementing sideband control structure for Peripheral Component Interconnect Express (PCIE) add-in cards, or cable cards, that utilize cables to connect to input/output (IO) expansion enclosures in a computer system. System firmware uniquely identifies a cable card present in a PCIE slot in a system unit. Enclosure management functions utilize sideband control paths integrated within at least cable providing sideband control signaling, and providing PCIE signaling lanes between the cable card and the IO enclosure.Type: GrantFiled: February 20, 2015Date of Patent: January 16, 2018Assignee: International Business Machines CorporationInventors: Patrick A. Buckland, Jeffery D. Haumont, Gregory M. Nordstrom, William A. Thompson
-
Publication number: 20180004565Abstract: A method, system and computer program product are provided for implementing coherent accelerator function isolation for virtualization in an input/output (IO) adapter in a computer system. A coherent accelerator provides accelerator function units (AFUs), each AFU is adapted to operate independently of the other AFUs to perform a computing task that can be implemented within application software on a processor. The AFU has access to system memory bound to the application software and is adapted to make copies of that memory within AFU memory-cache in the AFU. As part of this memory coherency domain, each of the AFU memory-cache and processor memory-cache is adapted to be aware of changes to data commonly in either cache as well as data changed in memory of which the respective cache contains a copy.Type: ApplicationFiled: September 15, 2017Publication date: January 4, 2018Inventors: Jesse P. Arroyo, Srinivas Kotta, Gregory M. Nordstrom, Timothy J. Schimke
-
Publication number: 20180004566Abstract: A method, system and computer program product are provided for implementing coherent accelerator function isolation for virtualization in an input/output (IO) adapter in a computer system. A coherent accelerator provides accelerator function units (AFUs), each AFU is adapted to operate independently of the other AFUs to perform a computing task that can be implemented within application software on a processor. The AFU has access to system memory bound to the application software and is adapted to make copies of that memory within AFU memory-cache in the AFU. As part of this memory coherency domain, each of the AFU memory-cache and processor memory-cache is adapted to be aware of changes to data commonly in either cache as well as data changed in memory of which the respective cache contains a copy.Type: ApplicationFiled: September 15, 2017Publication date: January 4, 2018Inventors: Jesse P. Arroyo, Srinivas Kotta, Gregory M. Nordstrom, Timothy J. Schimke
-
Patent number: 9842081Abstract: A method and apparatus are provided for implementing modal selection of a bimodal coherent accelerator in a computer system. Implementing modal selection of a bimodal coherent accelerator using a PCI-Express standard Vendor Specific Extended Capability (VSEC) structure or CAPI VSEC data in the configuration space of a CAPI-capable PCIE adapter and procedures defined in the Coherent Accelerator Interface Architecture (CAIA) to enable and control a coherent coprocessor adapter over PCIE. A CAPI-capable PCIE adapter is enabled to be bimodal and operate in conventional PCI-Express (PCIE) transaction modes or CAPI modes that utilize CAIA coherence and programming interface capabilities.Type: GrantFiled: January 27, 2015Date of Patent: December 12, 2017Assignee: International Business Machines CorporationInventors: Charles R. Johns, Andrew T. Koch, Gregory M. Nordstrom
-
Patent number: 9811498Abstract: A method and apparatus are provided for implementing modal selection of a bimodal coherent accelerator in a computer system. Implementing modal selection of a bimodal coherent accelerator using a PCI-Express standard Vendor Specific Extended Capability (VSEC) structure or CAPI VSEC data in the configuration space of a CAPI-capable PCIE adapter and procedures defined in the Coherent Accelerator Interface Architecture (CAIA) to enable and control a coherent coprocessor adapter over PCIE. A CAPI-capable PCIE adapter is enabled to be bimodal and operate in conventional PCI-Express (PCIE) transaction modes or CAPI modes that utilize CAIA coherence and programming interface capabilities.Type: GrantFiled: April 27, 2015Date of Patent: November 7, 2017Assignee: International Business Machines CorporationInventors: Charles R. Johns, Andrew T. Koch, Gregory M. Nordstrom
-
Patent number: 9766916Abstract: A method, system and computer program product are provided for implementing coherent accelerator function isolation for virtualization in an input/output (IO) adapter in a computer system. A coherent accelerator provides accelerator function units (AFUs), each AFU is adapted to operate independently of the other AFUs to perform a computing task that can be implemented within application software on a processor. The AFU has access to system memory bound to the application software and is adapted to make copies of that memory within AFU memory-cache in the AFU. As part of this memory coherency domain, each of the AFU memory-cache and processor memory-cache is adapted to be aware of changes to data commonly in either cache as well as data changed in memory of which the respective cache contains a copy.Type: GrantFiled: May 5, 2014Date of Patent: September 19, 2017Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Srinivas Kotta, Gregory M. Nordstrom, Timothy J. Schimke
-
Patent number: 9697156Abstract: A method, system and computer program product are provided for detecting and configuring an external input/output (IO) enclosure in a computer system. A PCIE Host Bridge (PHB) in a system unit is connected to a plurality of PCIE add-in card slots. One or more cables are connected between the PHB and the external enclosure. System firmware including detecting and configuring functions uses sideband structure for detecting a PCIE cable card and configuring the external input/output (IO) enclosure.Type: GrantFiled: September 26, 2015Date of Patent: July 4, 2017Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Ellen M. Bauman, Curtis S. Eide, Christopher J. Engel, Gregory M. Nordstrom, Harald Pross, Thomas R. Sand, William A. Thompson
-
Patent number: 9697155Abstract: A method, system and computer program product are provided for detecting and configuring an external input/output (IO) enclosure in a computer system. A PCIE Host Bridge (PHB) in a system unit is connected to a plurality of PCIE add-in card slots. One or more cables are connected between the PHB and the external enclosure. System firmware including detecting and configuring functions uses sideband structure for detecting a PCIE cable card and configuring the external input/output (IO) enclosure.Type: GrantFiled: November 21, 2014Date of Patent: July 4, 2017Assignee: International Business Machines CorporationInventors: Jesse P. Arroyo, Ellen M. Bauman, Curtis S. Eide, Christopher J. Engel, Gregory M. Nordstrom, Harald Pross, Thomas R. Sand, William A. Thompson