Patents by Inventor Guido Wenski
Guido Wenski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7541287Abstract: A semiconductor wafer is guided in a cutout in a carrier while a thickness of the semiconductor wafer is reduced to a target thickness by material removal from the front and back surfaces simultaneously. The semiconductor wafer is machined until it is thinner than a carrier body and thicker than an inlay used to line the cutout in the carrier to protect the semiconductor wafer. The carrier is distinguished by the fact that the carrier body and the inlay have different thicknesses throughout the entire duration of the machining of the semiconductor wafer, the carrier body being thicker than the inlay, by from 20 to 70 ?m. Themethod provides semiconductor wafers polished on both sides, having a front surface, a back surface and an edge, and a local flatness of the front surface, SFQRmax of less than 50 nm with an edge exclusion of R-2 mm and less than nm with an edge exclusion of R-1 mm, based on a site area of 26 by 8 mm.Type: GrantFiled: July 17, 2006Date of Patent: June 2, 2009Assignee: Siltronic AGInventors: Ruediger Schmolke, Thomas Buschhardt, Gerhard Heier, Guido Wenski
-
Publication number: 20070021042Abstract: A semiconductor wafer is guided in a cutout in a carrier while a thickness of the semiconductor wafer is reduced to a target thickness by material removal from the front and back surfaces simultaneously. The semiconductor wafer is machined until it is thinner than a carrier body and thicker than an inlay used to line the cutout in the carrier to protect the semiconductor wafer. The carrier is distinguished by the fact that the carrier body and the inlay have different thicknesses throughout the entire duration of the machining of the semiconductor wafer, the carrier body being thicker than the inlay, by from 20 to 70 ?m. The method provides semiconductor wafers polished on both sides, having a front surface, a back surface and an edge, and a local flatness of the front surface, SFQRmax of less than 50 nm with an edge exclusion of R-2 mm and less than 115 nm with an edge exclusion of R-1 mm, based on a site area of 26 by 8 mm.Type: ApplicationFiled: July 17, 2006Publication date: January 25, 2007Applicant: Siltronic AGInventors: Ruediger Schmolke, Thomas Buschhardt, Gerhard Heier, Guido Wenski
-
Patent number: 6899762Abstract: A semiconductor wafer with a front surface and a back surface and an epitaxial layer of semiconducting material deposited on the front surface. In the semiconductor wafer, the epitaxial layer has a maximum local flatness value SFQRmax of less than or equal to 0.13 ?m and a maximum density of 0.14 scattered light centers per cm2. The front surface of the semiconductor wafer, prior to the deposition of the epitaxial layer, has a surface roughness of 0.05 to 0.29 nm RMS, measured by AFM on a 1 ?m×1 ?m reference area. Furthermore, there is a process for producing the semiconductor wafer.Type: GrantFiled: March 28, 2003Date of Patent: May 31, 2005Assignee: Siltronic AGInventors: Guido Wenski, Wolfgang Siebert, Klaus Messmann, Gerhard Heier, Thomas Altmann, Martin Fürfanger
-
Patent number: 6861360Abstract: A silicon semiconductor wafer with a diameter of greater than or equal to 200 mm and a polished front surface and a polished back surface and a maximum local flatness value SFQRmax of less than or equal to 0.13 ?m, based on a surface grid of segments with a size of 26 mm×8 mm on the front surface, wherein the maximum local height deviation P/V(10×10)max of the front surface from an ideal plane is less than or equal to 70 nm, based on sliding subregions with dimensions of 10 mm×10 mm.Type: GrantFiled: November 14, 2002Date of Patent: March 1, 2005Assignee: Siltronic AGInventors: Guido Wenski, Thomas Altmann, Anton Huber, Alexander Heilmaier
-
Patent number: 6793837Abstract: A process is for material-removing machining, on both sides simultaneously, of semiconductor wafers having a front surface and a back surface, the semiconductor wafers resting in carriers which are set in rotation by means of an annular outer drive ring and an annular inner drive ring and being moved between two oppositely rotating working disks in a manner which can be described by means of in each case one path curve relative to the upper working disk and one path curve relative to the lower working disk, wherein the two path curves after six loops around the center have the appearance of still being open, and at each point have a radius of curvature which is at least as great as the radius of the inner drive ring.Type: GrantFiled: June 18, 2002Date of Patent: September 21, 2004Assignee: Siltronic AGInventors: Guido Wenski, Thomas Altmann, Gerhard Heier, Wolfgang Winkler, Gunther Kann
-
Patent number: 6645862Abstract: A process for producing semiconductor wafers by double-sided polishing between two rotating, upper and lower polishing plates, which are covered with polishing cloth, while an alkaline polishing abrasive with colloidal solid fractions is being supplied, the semiconductor wafers being guided by carriers which have circumferential gear teeth and are set in rotation by complementary outer gear teeth and inner gear teeth of the polishing machine, which is distinguished by the following process steps: (a) at least one of the two sets of gear teeth of the polishing machine is at least from time to time sprayed with a liquid which substantially comprises water, (b) the alkaline polishing abrasive is fed continuously to the semiconductor wafers in a closed supply device. There is also a device which is suitable for carrying out the process.Type: GrantFiled: November 20, 2001Date of Patent: November 11, 2003Assignee: Wacker Siltronic Gesellschaft fur Halbleitermaterialien AGInventors: Guido Wenski, Johann Glas, Thomas Altmann, Gerhard Heier
-
Publication number: 20030186028Abstract: A semiconductor wafer with a front surface and a back surface and an epitaxial layer of semiconducting material deposited on the front surface. In the semiconductor wafer, the epitaxial layer has a maximum local flatness value SFQRmax of less than or equal to 0.13 &mgr;m and a maximum density of 0.14 scattered light centers per cm2. The front surface of the semiconductor wafer, prior to the deposition of the epitaxial layer, has a surface roughness of 0.05 to 0.29 nm RMS, measured by AFM on a 1 &mgr;m×1 &mgr;m reference area. Furthermore, there is a process for producing the semiconductor wafer.Type: ApplicationFiled: March 28, 2003Publication date: October 2, 2003Applicant: WACKER SILTRONIC GESELLSCHAFT FUR HABLEITERMATERIALIEN AGInventors: Guido Wenski, Wolfgang Siebert, Klaus Messmann, Gerhard Heier, Thomas Altmann, Martin Furfanger
-
Patent number: 6583050Abstract: A semiconductor wafer has a front surface and a back surface and flatness values based on partial areas of a surface grid on the front surface of the semiconductor wafer, which has a maximum local flatness value SFQRmax of less than or equal to 0.13 &mgr;m and individual SFQR values which in a peripheral area of the semiconductor wafer do not differ significantly from those in a central area of the semiconductor wafer. There is also a process for producing this semiconductor wafer, wherein the starting thickness of the semiconductor wafer is 20 to 200 &mgr;m greater than the thickness of the carrier and the semiconductor wafer is polished until the end thickness of the semiconductor wafer is 2 to 20 &mgr;m greater than the thickness of the carrier.Type: GrantFiled: August 13, 2002Date of Patent: June 24, 2003Assignee: Wacker Siltronic Gesellschaft F{dot over (u)}r Halbleitermaterialien AGInventors: Guido Wenski, Thomas Altmann, Ernst Feuchtinger, Willibald Bernwinkler, Wolfgang Winkler, Gerhard Heier
-
Publication number: 20030109139Abstract: A silicon semiconductor wafer with a diameter of greater than or equal to 200 mm and a polished front surface and a polished back surface and a maximum local flatness value SFQRm-1 of less than or equal to 0.13 &mgr;m, based on a surface grid of segments with a size of 26 mm×8 mm on the front surface, wherein the maximum local height deviation P/V(10×10)m-1 of the front surface from an ideal plane is less than or equal to 70 nm, based on sliding subregions with dimensions of 10 mm×10 mm.Type: ApplicationFiled: November 14, 2002Publication date: June 12, 2003Inventors: Guido Wenski, Thomas Altmann, Anton Huber, Alexander Heilmaier
-
Patent number: 6566267Abstract: A process for producing a multiplicity of semiconductor wafers, which includes the following individual steps: (a) simultaneous polishing a front side and a back side of each semiconductor wafer between rotating polishing plates with a polishing fluid being supplied, the semiconductor wafer in each case resting in a cutout in a carrier and being kept on a specific geometric path, and all semiconductor wafers having a thickness t1 following the polishing; (b) assessment of each semiconductor wafer with regard to quality features which are stipulated for further processing; (c) further simultaneous polishing a front side and a back side of each of those semiconductor wafers which, according to quality inspection (b), do not satisfy the stipulated quality features, these semiconductor wafers having a thickness t2 following the further polishing; and (d) further assessment of each of those semiconductor wafers which were fed to step (c) with regard to quality features stipulated for further processing.Type: GrantFiled: November 17, 2000Date of Patent: May 20, 2003Assignee: Wacker Siltronic Gesellschaft für Halbleitermaterialien AGInventor: Guido Wenski
-
Publication number: 20030054650Abstract: A process is for material-removing machining, on both sides simultaneously, of semiconductor wafers having a front surface and a back surface, the semiconductor wafers resting in carriers which are set in rotation by means of an annular outer drive ring and an annular inner drive ring and being moved between two oppositely rotating working disks in a manner which can be described by means of in each case one path curve relative to the upper working disk and one path curve relative to the lower working disk, wherein the two path curves after six loops around the center have the appearance of still being open, and at each point have a radius of curvature which is at least as great as the radius of the inner drive ring.Type: ApplicationFiled: June 18, 2002Publication date: March 20, 2003Applicant: WACKER SILTRONIC GESELLSCHAFT FUR HALBLEITERMATERIALIEN AGInventors: Guido Wenski, Thomas Altmann, Gerhard Heier, Wolfgang Winkler, Gunther Kann
-
Patent number: 6530826Abstract: A process for the surface polishing of a silicon wafer, includes the successive polishing of the silicon wafer on at least two different polishing plates covered with polishing cloth, with a continuous supply of alkaline polishing abrasive with SiO2 constituents, an amount of silicon removed during the polishing on a first polishing plate being significantly higher than on a second polishing plate, with the overall amount of silicon removed not exceeding 1.5 &mgr;m. A polishing abrasive (1a), then a mixture of a polishing abrasive (1b) and at least one alcohol, and finally ultrapure water (1c) are added to the first polishing plate, and a mixture of a polishing abrasive (2a) and at least one alcohol and then ultrapure water (2b) are added to the second plate.Type: GrantFiled: October 30, 2001Date of Patent: March 11, 2003Assignee: Wacker Siltronic Gesellschaft für Halbleitermaterialien AGInventors: Guido Wenski, Thomas Buschhardt, Heinrich Hennhöfer, Bruno Lichtenegger
-
Publication number: 20030045089Abstract: A semiconductor wafer has a front surface and a back surface and flatness values based on partial areas of a surface grid on the front surface of the semiconductor wafer, which has a maximum local flatness value SFQRmax of less than or equal to 0.13 &mgr;m and individual SFQR values which in a peripheral area of the semiconductor wafer do not differ significantly from those in a central area of the semiconductor wafer. There is also a process for producing this semiconductor wafer, wherein the starting thickness of the semiconductor wafer is 20 to 200 &mgr;m greater than the thickness of the carrier and the semiconductor wafer is polished until the end thickness of the semiconductor wafer is 2 to 20 &mgr;m greater than the thickness of the carrier.Type: ApplicationFiled: August 13, 2002Publication date: March 6, 2003Applicant: Wacker Siltronic Gesellschaft Fur Halbleitermaterialien AGInventors: Guido Wenski, Thomas Altmann, Ernst Feuchtinger, Willibald Bernwinkler, Wolfgang Winkler, Gerhard Heier
-
Publication number: 20030041798Abstract: A silicon wafer is provided having a polished front surface with an epitaxial coating and a polished back surface, which is distinguished by a SFQRmax value of less than or equal to 0.10 &mgr;m (26 mm×8 mm; 99%). There is also a process for producing silicon wafers of this type by sawing up a single crystal, carrying out an abrasive step, simultaneously polishing a front surface and a back surface of at least three silicon wafers, and applying an epitaxial coating.Type: ApplicationFiled: September 3, 2002Publication date: March 6, 2003Applicant: WACKER SILTRONIC GESELLSCHAFT FUR HALBLEITERMATERIALEN AGInventors: Guido Wenski, Ute Mareck, Thomas Altmann
-
Patent number: 6514424Abstract: A process for the double-side polishing of semiconductor wafers between two polishing plates which rotate in opposite directions and are covered with polishing cloth, so that at least 2 &mgr;m of semiconductor material is removed. The semiconductor wafers lay in plastic-lined cutouts in a set of a plurality of planar carriers which are made from steel and the mean thickness of which is 2 to 20 &mgr;m smaller than the mean thickness of the fully polished semiconductor wafers. The set comprises only those carriers whose difference in thickness is at most 5 &mgr;m, and each carrier belonging to the set has at least one unambiguous identification feature which assigns it to the set. An item of information contained in the identification feature is used in order for the plastic linings to be exchanged at fixed intervals and to ensure that the semiconductor wafers remain in the same order after the polishing as before the polishing. There is also a carrier which is suitable for carrying out the process.Type: GrantFiled: April 4, 2001Date of Patent: February 4, 2003Assignee: Wacker Siltronic Gesellschaft für Halbleitermaterialien AGInventors: Guido Wenski, Gerhard Heier, Wolfgang Winkler, Thomas Altmann
-
Patent number: 6458688Abstract: A semiconductor wafer has a front surface and a back surface and flatness values based on partial areas of a surface grid on the front surface of the semiconductor wafer, which has a maximum local flatness value SFQRmax of less than or equal to 0.13 &mgr;m and individual SFQR values which in a peripheral area of the semiconductor wafer do not differ significantly from those in a central area of the semiconductor wafer. There is also a process for producing this semiconductor wafer, wherein the starting thickness of the semiconductor wafer is 20 to 200 &mgr;m greater than the thickness of the carrier and the semiconductor wafer is polished until the end thickness of the semiconductor wafer is 2 to 20 &mgr;m greater than the thickness of the carrier.Type: GrantFiled: January 27, 2000Date of Patent: October 1, 2002Assignee: Wacker Siltronic Gesellschaft für Halbleiter-Materialien AGInventors: Guido Wenski, Thomas Altmann, Ernst Feuchtinger, Willibald Bernwinkler, Wolfgang Winkler, Gerhard Heier
-
Publication number: 20020115387Abstract: A process for producing semiconductor wafers by double-sided polishing between two rotating, upper and lower polishing plates, which are covered with polishing cloth, while an alkaline polishing abrasive with colloidal solid fractions is being supplied, the semiconductor wafers being guided by carriers which have circumferential gear teeth and are set in rotation by complementary outer gear teeth and inner gear teeth of the polishing machine, which is distinguished by the following process steps:Type: ApplicationFiled: November 20, 2001Publication date: August 22, 2002Applicant: WACKER SILTRONIC GESELLSCHAFT FUR HALBLEITERMATERIALIEN AGInventors: Guido Wenski, Johann Glas, Thomas Altmann, Gerhard Heier
-
Publication number: 20020077039Abstract: A process for the surface polishing of a silicon wafer, includes the successive polishing of the silicon wafer on at least two different polishing plates covered with polishing cloth, with a continuous supply of alkaline polishing abrasive with SiO2 constituents, an amount of silicon removed during the polishing on a first polishing plate being significantly higher than on a second polishing plate, with the overall amount of silicon removed not exceeding 1.5 &mgr;m. A polishing abrasive (1a), then a mixture of a polishing abrasive (1b) and at least one alcohol, and finally ultrapure water (1c) are added to the first polishing plate, and a mixture of a polishing abrasive (2a) and at least one alcohol and then ultrapure water (2b) are added to the second plate.Type: ApplicationFiled: October 30, 2001Publication date: June 20, 2002Applicant: WACKER, SILTRONIC GESELLSCHAFT FUR HALBLEITERMATERIALIEN AGInventors: Guido Wenski, Thomas Buschhardt, Heinrich Hennhofer, Bruno Lichtenegger
-
Publication number: 20020055324Abstract: A process for the chemical-mechanical polishing of silicon wafers is by rotational movement of the silicon surface which is to be polished on a polishing plate which is covered with polishing cloth, with a continuous supply of an alkaline polishing agent which contains abrasives, at least 2 &mgr;m of material being removed from the polished silicon surface during the polishing. Immediately after the polishing has finished, and while maintaining the rotational movement, instead of the polishing agent at least two different stopping agents are supplied in succession, each removing less than 0.5 &mgr;m of material from the polished silicon surface.Type: ApplicationFiled: September 11, 2001Publication date: May 9, 2002Applicant: WACKER SILTRONIC GESELLSCHAFT FUR HALBLEITERMATERIALIEN AGInventors: Guido Wenski, Thomas Altmann, Gerhard Heier, Wolfgang Winkler
-
Publication number: 20010047978Abstract: A process for the double-side polishing of semiconductor wafers between two polishing plates which rotate in opposite directions and are covered with polishing cloth, so that at least 2 &mgr;m of semiconductor material is removed. The semiconductor wafers lay in plastic-lined cutouts in a set of a plurality of planar carriers which are made from steel and the mean thickness of which is 2 to 20 &mgr;m smaller than the mean thickness of the fully polished semiconductor wafers. The set comprises only those carriers whose difference in thickness is at most 5 &mgr;m, and each carrier belonging to the set has at least one unambiguous identification feature which assigns it to the set. An item of information contained in the identification feature is used in order for the plastic linings to be exchanged at fixed intervals and to ensure that the semiconductor wafers remain in the same order after the polishing as before the polishing. There is also a carrier which is suitable for carrying out the process.Type: ApplicationFiled: April 4, 2001Publication date: December 6, 2001Applicant: WACKER SILTRONIC GESELLSCHAFT FUR HALBLEITERMATERIALIEN AGInventors: Guido Wenski, Gerhard Heier, Wolfgang Winkler, Thomas Altmann