Patents by Inventor Guilei Wang
Guilei Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11956943Abstract: A memory comprises a substrate, and word lines, bit lines and memory cells located on one side of the substrate. Each of the memory cells comprises a transistor comprising: a semiconductor layer comprising a source contact region, a channel region and a drain contact region connected sequentially; a primary gate electrically connected to one of the word lines; a source electrically connected to one of the bit lines and the source contact region of the semiconductor layer, respectively; a drain electrically connected to the drain contact region of the semiconductor layer; and a secondary gate electrically connected to the drain, wherein an orthographic projection of the primary gate on the substrate and an orthographic projection of the secondary gate on the substrate are at least partially overlapped with an orthographic projection of the channel region of the semiconductor layer on the substrate, respectively.Type: GrantFiled: April 26, 2023Date of Patent: April 9, 2024Assignee: Beijing Superstring Academy of Memory TechnologyInventors: Zhengyong Zhu, Bokmoon Kang, Guilei Wang, Chao Zhao
-
Publication number: 20230320070Abstract: A memory comprises a substrate, and word lines, bit lines and memory cells located on one side of the substrate. Each of the memory cells comprises a transistor comprising: a semiconductor layer comprising a source contact region, a channel region and a drain contact region connected sequentially; a primary gate electrically connected to one of the word lines; a source electrically connected to one of the bit lines and the source contact region of the semiconductor layer, respectively; a drain electrically connected to the drain contact region of the semiconductor layer; and a secondary gate electrically connected to the drain, wherein an orthographic projection of the primary gate on the substrate and an orthographic projection of the secondary gate on the substrate are at least partially overlapped with an orthographic projection of the channel region of the semiconductor layer on the substrate, respectively.Type: ApplicationFiled: April 26, 2023Publication date: October 5, 2023Applicant: Beijing Superstring Academy of Memory TechnologyInventors: Zhengyong Zhu, Bokmoon Kang, Guilei Wang, Chao Zhao
-
Publication number: 20230320071Abstract: A semiconductor memory device and a manufacturing method thereof, a reading/writing method, an electronic device and a memory circuit are provided. A transistor is provided in each memory cell in the semiconductor memory device. A gate electrode and an auxiliary electrode are provided in the transistor, and the auxiliary electrode is electrically connected to a drain electrode. During a writing operation, a first voltage is applied to the gate electrode through a word line, and an electrical signal is applied to a source electrode through a bit line according to the external input data.Type: ApplicationFiled: April 28, 2023Publication date: October 5, 2023Applicant: Beijing Superstring Academy of Memory TechnologyInventors: Zhengyong Zhu, Bokmoon Kang, Guilei Wang, Chao Zhao
-
Patent number: 11456218Abstract: A semiconductor device and a method for manufacturing the semiconductor device. Multiple stacks and an isolation structure among the multiple stacks are formed on a substrate. Each stack includes a first doping layer, a channel layer and a second doping layer. For each stack, the channel layer is laterally etched from at least one sidewall of said stack to form a cavity located between the first doping layer and the second doping layer, and a gate dielectric layer and a gate layer are formed in the cavity. A first sidewall of each stack is contact with the isolation structure, and the at least one sidewall does not include the first side wall. Costly high-precision etching is not necessary, and therefore a device with a small size and a high performance can be achieved with a simple process and a low cost. Diversified device structures can be provided on requirement.Type: GrantFiled: August 27, 2020Date of Patent: September 27, 2022Inventors: Guilei Wang, Henry H Radamson, Zhenzhen Kong, Junjie Li, Jinbiao Liu, Junfeng Li, Huaxiang Yin
-
Publication number: 20210384080Abstract: A semiconductor device and a method for manufacturing the semiconductor device. Multiple stacks and an isolation structure among the multiple stacks are formed on a substrate. Each stack includes a first doping layer, a channel layer and a second doping layer. For each stack, the channel layer is laterally etched from at least one sidewall of said stack to form a cavity located between the first doping layer and the second doping layer, and a gate dielectric layer and a gate layer are formed in the cavity. A first sidewall of each stack is contact with the isolation structure, and the at least one sidewall does not include the first side wall. Costly high-precision etching is not necessary, and therefore a device with a small size and a high performance can be achieved with a simple process and a low cost. Diversified device structures can be provided on requirement.Type: ApplicationFiled: August 27, 2020Publication date: December 9, 2021Inventors: Guilei WANG, Henry H. RADAMSON, Zhenzhen KONG, Junjie LI, Jinbiao LIU, Junfeng LI, Huaxiang YIN
-
Publication number: 20200027950Abstract: A semiconductor device including a substrate, a first source/drain layer, a channel layer and a second source/drain layer stacked on the substrate in sequence, and a gate stack surrounding a periphery of the channel layer. The channel layer includes a semiconductor material causing an increased ON current and/or a reduced OFF current as compared to Si.Type: ApplicationFiled: July 31, 2017Publication date: January 23, 2020Inventors: Huilong ZHU, Guilei WANG, Henry H. RADAMSON, Yanbo ZHANG, Zhengyong ZHU
-
Patent number: 10115804Abstract: A method for manufacturing a semiconductor device, comprising: forming a gate trench on a substrate; forming a gate dielectric layer and a metal gate layer thereon in the gate trench; forming a first tungsten (W) layer on a surface of the metal gate layer, and forming a tungsten nitride (WN) blocking layer by injecting nitrogen (N) ions; and filling with W through an atomic layer deposition (ALD) process. The blocking layer prevents ions in the precursors from aggregating on an interface and penetrating into the metal gate layer and the gate dielectric layer. At the same time, adhesion of W is enhanced, a process window of W during planarization is increased, reliability of the device is improved and the gate resistance is further reduced.Type: GrantFiled: April 28, 2015Date of Patent: October 30, 2018Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Guilei Wang, Junfeng Li, Jinbiao Liu, Chao Zhao
-
Patent number: 9773707Abstract: There is provided a method for manufacturing a semiconductor device, including: providing a semiconductor substrate having a plurality of openings formed thereon by removing a sacrificial gate; filling the openings with a top metal layer having compressive stress; and performing amorphous doping with respect to the top metal layer in a PMOS device region. Thus, it is possible to effectively improve carrier mobility of an NMOS device, and also to reduce the compressive stress in the PMOS device region to ensure a desired performance of the PMOS device.Type: GrantFiled: August 28, 2015Date of Patent: September 26, 2017Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Guilei Wang, Jinbiao Liu, Jianfeng Gao, Junfeng Li, Chao Zhao
-
Patent number: 9691624Abstract: Provided is a method for manufacturing a fin structure. The method may include forming an initial fin on a substrate, forming a dielectric layer on the substrate to cover the initial fin, planarizing the dielectric layer by sputtering, and further etching the dielectric layer back to expose a portion of the initial fin, wherein the exposed portion serves as a fin.Type: GrantFiled: December 14, 2012Date of Patent: June 27, 2017Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huilong Zhu, Miao Xu, Jun Luo, Chunlong Li, Guilei Wang
-
Patent number: 9589809Abstract: A method of depositing a tungsten (W) layer is disclosed. In one aspect, the method includes depositing a SiH4 base W film on a surface of a substrate to preprocess the surface. The method includes depositing a B2H6 base W layer on the preprocessed surface. The SiH4 base W film may be several atom layers thick. The film and base W layer may be deposited in a single ALD process, include reactive gas soak, reactive gas introduction, and main deposition operations. Forming the film may include introducing SiH4 gas into a reactive cavity during the gas soak operation, and introducing SiH4 and WF6 gas into the cavity during the gas introduction operation. The SiH4 and WF6 gases may be alternately introduced, for a number of cycles depending on the thickness of the tungsten layer to be deposited.Type: GrantFiled: June 19, 2015Date of Patent: March 7, 2017Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Qiang Xu, Chao Zhao, Jun Luo, Guilei Wang, Tao Yang, Junfeng Li
-
Patent number: 9590076Abstract: A method for manufacturing a FinFET device, including providing a substrate; implementing a source/drain doping on the substrate; etching the doped substrate to form a source region and a drain region; forming a fin channel between the source region and the drain region; and forming a gate on the Fin channel. The fin and the gate are formed after the source/drain doping is implemented on the substrate, so that the source/drain doping is done as a doping for a planar device, which ensures the quality of the source/drain coping and improves the property of the FinFET device.Type: GrantFiled: August 1, 2014Date of Patent: March 7, 2017Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Jinbiao Liu, Yao Wang, Guilei Wang, Tao Yang, Qing Liu, Junfeng Li
-
Publication number: 20170054001Abstract: A method for manufacturing a FinFET device, including providing a substrate; implementing a source/drain doping on the substrate; etching the doped substrate to form a source region and a drain region; forming a fin channel between the source region and the drain region; and forming a gate on the Fin channel. The fin and the gate are formed after the source/drain doping is implemented on the substrate, so that the source/drain doping is done as a doping for a planar device, which ensures the quality of the source/drain coping and improves the property of the FinFET device.Type: ApplicationFiled: August 1, 2014Publication date: February 23, 2017Inventors: Jinbiao LIU, Yao WANG, Guilei WANG, Tao YANG, Qing LIU, Junfeng LI
-
Publication number: 20160379829Abstract: There is provided a method for manufacturing a semiconductor device, including: providing a semiconductor substrate having a plurality of openings formed thereon by removing a sacrificial gate; filling the openings with a top metal layer having compressive stress; and performing amorphous doping with respect to the top metal layer in a PMOS device region. Thus, it is possible to effectively improve carrier mobility of an NMOS device, and also to reduce the compressive stress in the PMOS device region to ensure a desired performance of the PMOS device.Type: ApplicationFiled: August 28, 2015Publication date: December 29, 2016Inventors: Guilei Wang, Jinbiao Liu, Jianfeng Gao, Junfeng Li, Chao Zhao
-
Patent number: 9418835Abstract: The present disclosure provides a method of manufacturing a semiconductor device having silicon nitride with a tensile stress, the method comprising: c1) introducing and pre-stabilizing NH3 gas and N2 gas; c2) introducing silane; c3) igniting the gases by a radio-frequency source; c4) depositing SiN; and c5) processing the SiN by using a nitrogen ion implantation. According to the present disclosure, the nitrogen content in the SiN film can be enhanced by the nitrogen ion implantation and impinging, thereby increasing the density of the film. In this way, the acid resistance of the SiN with tensile stress is enhanced, so that the SiN with tensile stress may be integrated in a dual-strained liner of a gate-last process, so as to effectively improve the properties and reliability of the device.Type: GrantFiled: March 19, 2015Date of Patent: August 16, 2016Assignee: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Guilei Wang, Jinbiao Liu, Junfeng Li
-
Publication number: 20160211351Abstract: An apparatus and a method for epitaxially growing sources and drains of a FinFET device. The apparatus comprises: a primary chamber; a wafer-loading chamber; a transfer chamber provided with a mechanical manipulator for transferring the wafer; an etching chamber for removing a natural oxide layer on the surface of the wafer and provided with a graphite base for positioning the wafer; at least one epitaxial reaction chamber; a gas distribution device for supplying respective gases to the primary chamber, the wafer loading chamber, the transfer chamber, the etching chamber and the epitaxial reaction chamber; and a vacuum device. The wafer loading, transfer, etching, and epitaxial reaction chambers are all positioned within the primary chamber. The apparatus integrates the etching chamber and epitaxial reaction chamber to remove the natural oxide layer on the surface of the wafer in a condition of isolating water and oxygen before the epitaxial reaction has occurred.Type: ApplicationFiled: January 19, 2016Publication date: July 21, 2016Inventors: Guilei WANG, Hushan CUI, Huaxiang YIN, Junfeng LI, Chao ZHAO
-
Patent number: 9385212Abstract: A method for manufacturing a semiconductor device is provided. The method includes forming, on a substrate, a plurality of fins extending along a first direction; forming, on the fins, a dummy gate stack extending along a second direction; forming a gate spacer on opposite sides of the dummy gate stack in the first direction; epitaxially growing raised source/drain regions on the top of the fins on opposite sides of the gate spacer in the first direction; performing lightly-doping ion implantation through the raised source/drain regions with the gate spacer as a mask, to form source/drain extension regions in the fins on opposite sides of the gate spacer in the first direction; removing the dummy gate stack to form a gate trench; and forming a gate stack in the gate trench.Type: GrantFiled: May 29, 2015Date of Patent: July 5, 2016Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huaxiang Yin, Changliang Qin, Xiaolong Ma, Guilei Wang, Huilong Zhu
-
Publication number: 20160148799Abstract: The present disclosure provides a method of manufacturing a semiconductor device having silicon nitride with a tensile stress, the method comprising: c1) introducing and pre-stabilizing NH3 gas and N2 gas; c2) introducing silane; c3) igniting the gases by a radio-frequency source; c4) depositing SiN; and c5) processing the SiN by using a nitrogen ion implantation. According to the present disclosure, the nitrogen content in the SiN film can be enhanced by the nitrogen ion implantation and impinging, thereby increasing the density of the film. In this way, the acid resistance of the SiN with tensile stress is enhanced, so that the SiN with tensile stress may be integrated in a dual-strained liner of a gate-last process, so as to effectively improve the properties and reliability of the device.Type: ApplicationFiled: March 19, 2015Publication date: May 26, 2016Inventors: Guilei WANG, Jinbiao Liu, Junfeng Li
-
Patent number: 9337102Abstract: A method for manufacturing a semiconductor device comprises, including forming a plurality of fins on a substrate, forming, a dummy gate stack on the fins forming a gate spacer on opposite sides of the dummy gate stack, forming source/drain trenches by etching the fins with the gate spacer and the dummy gate stack as a mask, forming source/drain extension regions on the bottom and sides of the trenches by performing lightly-doping ion implantation; and by performing epitaxial growth in and/or on the source/drain trenches, removing the dummy gate stack to form a gate trench; and forming a gate stack in the gate trench.Type: GrantFiled: May 29, 2015Date of Patent: May 10, 2016Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huaxiang Yin, Changliang Qin, Xiaolong Ma, Guilei Wang, Huilong Zhu
-
Publication number: 20160079124Abstract: A method for manufacturing a semiconductor device comprises: forming, on a substrate, a plurality of fins extending along a first direction; forming, on the fins, a dummy gate stack extending along a second direction; forming a gate spacer on opposite sides of the dummy gate stack in the first direction; etching the fins with the gate spacer and the dummy gate stack as a mask, to form source/drain trenches; performing lightly-doping ion implantation to form source/drain extension regions on bottom and side walls of the source/drain trenches; performing epitaxial growth in and/or on the source/drain trenches to form source/drain regions; removing the dummy gate stack to form a gate trench; and forming a gate stack in the gate trench.Type: ApplicationFiled: May 29, 2015Publication date: March 17, 2016Inventors: Huaxiang YIN, Changliang QIN, Xiaolong MA, Guilei WANG, Huilong ZHU
-
Publication number: 20160071952Abstract: A method for manufacturing a semiconductor device is provided. The method includes forming, on a substrate, a plurality of fins extending along a first direction; forming, on the fins, a dummy gate stack extending along a second direction; forming a gate spacer on opposite sides of the dummy gate stack in the first direction; epitaxially growing raised source/drain regions on the top of the fins on opposite sides of the gate spacer in the first direction; performing lightly-doping ion implantation through the raised source/drain regions with the gate spacer as a mask, to form source/drain extension regions in the fins on opposite sides of the gate spacer in the first direction; removing the dummy gate stack to form a gate trench; and forming a gate stack in the gate trench.Type: ApplicationFiled: May 29, 2015Publication date: March 10, 2016Inventors: Huaxiang Yin, Changliang Qin, Xiaolong Ma, Guilei Wang, Huilong Zhu