Patents by Inventor Guoqing Miao
Guoqing Miao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120235730Abstract: Techniques for reducing surge current in charge pumps. In an exemplary embodiment, one or more switches coupling a terminal of a flying capacitor to a voltage supply are configured to have variable on-resistance. When the charge pump is configured to switch a gain mode from a lower gain to a higher gain, the one or more variable resistance switches are configured to have a decreasing resistance profile over time. In this manner, surge current drawn from the voltage supply at the outset of the gain switch may be limited, while the on-resistance during steady-state charging and discharging may be kept low. Similar techniques are provided to decrease the surge current from a bypass switch coupling the supply voltage to a positive output voltage of the charge pump.Type: ApplicationFiled: March 14, 2011Publication date: September 20, 2012Applicant: QUALCOMM INCORPORATEDInventors: Xiaohong Quan, Ankit Srivastava, Guoqing Miao
-
Publication number: 20120236444Abstract: Techniques for electrostatic discharge (ESD) protection for amplifiers and other circuitry employing charge pumps. In an exemplary embodiment, a Vneg switch coupling a second flying capacitor node to a negative output voltage node is closed in response to an ESD event being detected between a supply voltage node and the negative output voltage node. A ground switch coupling a ground node to the second flying capacitor node is closed in response to an ESD event being detected between the ground node and the negative output voltage node. The Vneg switch is further closed in response to the ESD event being detected between the ground node and the negative output voltage node. Further techniques are disclosed for providing on-chip snapback clamps at the output of a power amplifier coupled to the charge pump to protect against ESD events as defined by the standard IEC 61000-4-2.Type: ApplicationFiled: March 14, 2011Publication date: September 20, 2012Applicant: QUALCOMM INCORPORATEDInventors: Ankit Srivastava, Eugene R. Worley, Guoqing Miao, Xiaohong Quan
-
Publication number: 20120133411Abstract: Techniques for adaptive gain adjustment in a signal processing path to achieve greater dynamic range. In an exemplary embodiment, a digital gain is applied to a digital input signal based on a detected level of the digital input signal. A corresponding analog gain is applied to the output of a digital-to-analog converter for converting the digital input signal to an analog signal, the product of the digital gain and the analog gain being kept constant. In an exemplary embodiment, a zero cross detector is employed to update the digital and analog gains only in the vicinity of zero crossings detected in the signal. In a further exemplary embodiment, a peak detector is employed to instantaneously adjust the digital and analog gains to avoid clipping in the signal path.Type: ApplicationFiled: March 14, 2011Publication date: May 31, 2012Applicant: QUALCOMM INCORPORATEDInventors: Guoqing Miao, William C. Scofield, Derick R. Hugunin
-
Patent number: 8189802Abstract: An improved power amplifier system is provided. The power amplifier system includes a programmable digital filter and a power amplifier, each responsive to a plurality of frequency response settings and switching frequency settings, respectively. Each frequency response setting and switching frequency setting is adaptively selected by a processor device to match a bandwidth of an incoming audio signal. The processor device identifies the current bandwidth of an incoming audio signal and adaptively selects a switching rate setting and a frequency response setting based on the current bandwidth. The frequency response setting is selected so as to reduce noise fold over in the power amplifier for a corresponding bandwidth, sampling rate setting, and switching frequency setting.Type: GrantFiled: March 19, 2009Date of Patent: May 29, 2012Assignee: Qualcomm IncorporatedInventors: Guoqing Miao, Matt Sienko, Seyfollah Bazarjani
-
Patent number: 7876146Abstract: A method and an apparatus powers down an analog integrated circuit. A power down circuit is electrically coupled to the analog circuit and is adapted to power down the analog circuit in response to receiving a power down signal. A node protection circuit is electrically coupled to the analog circuit and is adapted to provide a predetermined voltage potential to at least one predetermined node in the analog circuit in response to receiving the power down signal when a voltage potential at the at least one predetermined node is not determined by the power down circuit.Type: GrantFiled: May 8, 2007Date of Patent: January 25, 2011Assignee: QUALCOMM, IncorporatedInventor: Guoqing Miao
-
Patent number: 7859340Abstract: Complimentary Metal-Oxide-Semiconductor (CMOS) circuits made with core transistors are capable of reliable operation from an IO power supply with voltage that exceeds the reliability limit of the transistors. In embodiments, biasing of an operational amplifier is changed in part to a fixed voltage corresponding to the reliability limit. In embodiments, switched capacitor networks are made with one or more amplifiers and switches including core transistors, but without exposing the core transistors to voltages in excess of their reliability limit. In embodiments, operational transconductance amplifiers (OTAs) include core transistors and operate from IO power supplies. Level shifters for shifting the levels of a power down signal may be used to avoid excessive voltage stress of the OTAs' core transistors during turn-off. Non-level shifting means may be used to clamp output voltages and selected internal voltages of the OTAs, also avoiding excessive voltage stress of the core transistors during turn-off.Type: GrantFiled: March 26, 2008Date of Patent: December 28, 2010Assignee: QUALCOMM IncorporatedInventors: Guoqing Miao, Seyfollah Bazarjani
-
Publication number: 20100239102Abstract: An improved power amplifier system is provided. The power amplifier system includes a programmable digital filter and a power amplifier, each responsive to a plurality of frequency response settings and switching frequency settings, respectively. Each frequency response setting and switching frequency setting is adaptively selected by a processor device to match a bandwidth of an incoming audio signal. The processor device identifies the current bandwidth of an incoming audio signal and adaptively selects a switching rate setting and a frequency response setting based on the current bandwidth. The frequency response setting is selected so as to reduce noise fold over in the power amplifier for a corresponding bandwidth, sampling rate setting, and switching frequency setting.Type: ApplicationFiled: March 19, 2009Publication date: September 23, 2010Applicant: QUALCOMM IncorporatedInventors: Guoqing Miao, Matt Sienko, Seyfollah Bazarjani
-
Publication number: 20090220110Abstract: A system and method of improving the efficiency in the power consumption of an audio system. In essence, the technique is to adjust the power delivered from the power supply to the analog section, such as the power amplifier, in response to the volume level indicated by the volume control module and/or in response to the detected characteristic of the input audio signal. Thus, in this manner, the analog section is operated in a manner that is related to the level of the signal it is processing. Additionally, the system and method also relate to a technique of adjusting the dynamic ranges of the digital signal and the analog signal to improve the overall dynamic range of the system without needing to consume additional power.Type: ApplicationFiled: March 3, 2008Publication date: September 3, 2009Applicant: QUALCOMM INCORPORATEDInventors: Seyfollah Bazarjani, Guoqing Miao, Joseph R. Fitzgerald, Prajakt V. Kulkarni, Justin Joseph Rosen Gagne, Gene H. McAllister, Jeffrey Hinrichs, Jan Paul van der Wagt
-
Publication number: 20090196435Abstract: An audio system that reduces or eliminates click and pop noise during power up and power down operations. In particular, the audio system includes an amplifier with an input adapted to receive an input audio signal and an output adapted to produce an amplified output audio signal for an associated speaker. The audio system further includes a noise reduction circuit adapted to smoothly apply and remove a DC voltage to and from the output of the amplifier in a manner that reduces or eliminates click and pop noise from being generated by the associated speaker. The DC voltage at the output of the amplifier may be derived from a DC reference voltage source and/or from the input audio signal.Type: ApplicationFiled: January 31, 2008Publication date: August 6, 2009Applicant: QUALCOMM INCORPORATEDInventor: Guoqing Miao
-
Publication number: 20090103750Abstract: A digital offset is combined with an audio signal in the digital domain to cancel an output offset caused by one or more analog components processing the same audio signal. In this manner, the offset at the output of the audio signal path (e.g., at a power amplifier output) is reduced or eliminated. Consequently, audible artifacts, such as click-and-pop artifacts, can be reduced or eliminated. In audio devices operating in ground-referenced capless mode, power consumption is reduced because of reduced or eliminated direct current (DC) leakage current through speakers or headsets of such audio devices. In some circumstances, the digital offset in the digital domain may be applied at substantially all times of operation of the audio signal path.Type: ApplicationFiled: September 25, 2008Publication date: April 23, 2009Applicant: QUALCOMM IncorporatedInventors: Uma Chilakapati, Seyfollah Bazarjani, Joseph Fitzgerald, Guoqing Miao, Hui-Ya Nelson, Khalid J. Sidiqi, Jeffrey M. Hinrichs
-
Publication number: 20080278226Abstract: A method and an apparatus powers down an analog integrated circuit. A power down circuit is electrically coupled to the analog circuit and is adapted to power down the analog circuit in response to receiving a power down signal. A node protection circuit is electrically coupled to the analog circuit and is adapted to provide a predetermined voltage potential to at least one predetermined node in the analog circuit in response to receiving the power down signal when a voltage potential at the at least one predetermined node is not determined by the power down circuit.Type: ApplicationFiled: May 8, 2007Publication date: November 13, 2008Inventor: Guoqing Miao
-
Publication number: 20080252376Abstract: Complimentary Metal-Oxide-Semiconductor (CMOS) circuits made with core transistors are capable of reliable operation from an IO power supply with voltage that exceeds the reliability limit of the transistors. In embodiments, biasing of an operational amplifier is changed in part to a fixed voltage corresponding to the reliability limit. In embodiments, switched capacitor networks are made with one or more amplifiers and switches including core transistors, but without exposing the core transistors to voltages in excess of their reliability limit. In embodiments, operational transconductance amplifiers (OTAs) include core transistors and operate from IO power supplies. Level shifters for shifting the levels of a power down signal may be used to avoid excessive voltage stress of the OTAs' core transistors during turn-off. Non-level shifting means may be used to clamp output voltages and selected internal voltages of the OTAs, also avoiding excessive voltage stress of the core transistors during turn-off.Type: ApplicationFiled: March 26, 2008Publication date: October 16, 2008Applicant: QUALCOMM INCORPORATEDInventors: Guoqing Miao, Seyfollah Bazarjani
-
Patent number: 6737995Abstract: Techniques that may aid in the recovery of clock and data signals include receiving a stream of incoming data signals and determining an offset based, at least in part, on the state of a transition bit sampled from the stream of incoming data signals. The slice level of an input sampling circuit is adjusted based on the offset. Re-timed data signals corresponding to the incoming data signals may be generated.Type: GrantFiled: April 10, 2002Date of Patent: May 18, 2004Inventors: Devin Kenji Ng, John Michael Khoury, Jr., Guoqing Miao, Juergen Pianka
-
Publication number: 20040042504Abstract: Techniques relating to aligning data bits in frequency synchronous data channels are disclosed. The techniques include determining a phase relationship between clock signals in a pair of data channels. If the clock signals are determined to be out-of-phase, the data bits in a particular one of the data channels may be reordered.Type: ApplicationFiled: September 3, 2002Publication date: March 4, 2004Inventors: John Michael Khoury, Kadaba R. Lakshmikumar, Guoqing Miao
-
Publication number: 20030193423Abstract: Techniques that may aid in the recovery of clock and data signals include receiving a stream of incoming data signals and determining an offset based, at least in part, on the state of a transition bit sampled from the stream of incoming data signals. The slice level of an input sampling circuit is adjusted based on the offset. Re-timed data signals corresponding to the incoming data signals may be generated.Type: ApplicationFiled: April 10, 2002Publication date: October 16, 2003Inventors: Devin Kenji Ng, John Michael Khoury, Guoqing Miao, Juergen Pianka
-
Patent number: 6580322Abstract: A switching amplifier is described which includes an input stage having a first node associated therewith and a power stage having a second node associated therewith. An actual loop delay is defined with reference to the first and second nodes. Delay detection circuitry compares the actual loop delay to a reference loop delay. A dynamic delay line controlled by the delay detection circuitry controls the actual loop delay to correspond to the reference loop delay.Type: GrantFiled: January 24, 2002Date of Patent: June 17, 2003Assignee: Tripath Technology, Inc.Inventors: Guoqing Miao, Cary L. Delano
-
Publication number: 20020089376Abstract: A switching amplifier is described which includes an input stage having a first node associated therewith and a power stage having a second node associated therewith. An actual loop delay is defined with reference to the first and second nodes. Delay detection circuitry compares the actual loop delay to a reference loop delay. A dynamic delay line controlled by the delay detection circuitry controls the actual loop delay to correspond to the reference loop delay.Type: ApplicationFiled: January 24, 2002Publication date: July 11, 2002Applicant: Tripath Technology Inc.Inventors: Guoqing Miao, Cary L. Delano
-
Patent number: 6362683Abstract: Methods and apparatus are described for reducing or eliminating break-before-make distortion in switching amplifiers. A switching amplifier has an input stage for generating a switching signal. Break-before-make distortion compensation circuitry alters the switching signal. Break-before-make generator circuitry generates two drive signals from the altered switching signal. A power stage includes two switches which are alternately driven by the two drive signals. Break-before-make distortion detection circuitry detects a distortion pattern at the power stage output node and controls the break-before-make distortion compensation circuitry to alter the switching signal in response to the distortion pattern detected to thereby eliminate at least some break-before-make distortion.Type: GrantFiled: July 24, 2000Date of Patent: March 26, 2002Assignee: Tripath Technology, Inc.Inventors: Guoqing Miao, Cary L. Delano
-
Patent number: 6351184Abstract: A switching amplifier is described which includes an input stage having a first node associated therewith and a power stage having a second node associated therewith. An actual loop delay is defined with reference to the first and second nodes. Delay detection circuitry compares the actual loop delay to a reference loop delay. A dynamic delay line controlled by the delay detection circuitry controls the actual loop delay to correspond to the reference loop delay.Type: GrantFiled: July 24, 2000Date of Patent: February 26, 2002Assignee: Tripath Technology, Inc.Inventors: Guoqing Miao, Cary L. Delano
-
Patent number: 6316992Abstract: An offset voltage calibration circuit for use with a digital switching amplifier. The calibration circuit includes an analog-to-digital converter for converting at least one DC offset voltage associated with the digital switching amplifier to digital offset data. A memory stores the digital offset data. Control circuitry controls the analog-to-digital converter. A digital-to-analog converter coupled to the memory receives the digital offset data and generates an offset compensation voltage for applying to an input port of the digital switching amplifier which thereby cancels at least a portion of the at least one DC offset voltage.Type: GrantFiled: July 24, 2000Date of Patent: November 13, 2001Assignee: Tripath Technology, Inc.Inventors: Guoqing Miao, Cary L. Delano