Patents by Inventor Guy Therien
Guy Therien has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220197367Abstract: A hardware and software coordinated processor power state policy (e.g., policy for C-state) that delivers optimal power state selection by taking in to account the performance and/or responsiveness needs of thread expected to be scheduled on the core entering idle, to achieve improved IPC and performance for cores running user critical tasks. The scheme provides the ability to deliver responsiveness gains for important and/or user-critical threads running on a system-on-chip. A power management controller coupled to the plurality of processing cores, wherein the power management controller receives a hint from an operating system indicative of a bias towards a power state or performance state for at least one of the processing cores of the plurality of processing cores based on a priority of a thread in context switch.Type: ApplicationFiled: December 18, 2020Publication date: June 23, 2022Applicant: Intel CorporationInventors: Deepak S Kirubakaran, Ramakrishnan Sivakumar, Russell Fenger, Monica Gupta, Jianwei Dai, Premanand Sakarda, Guy Therien, Rajshree Chabukswar, Chad Gutierrez, Renji Thomas
-
Patent number: 10915356Abstract: Systems, apparatuses and methods may provide for technology that identifies a thread and selects a core from a plurality of processor cores in response to the selected core being available while satisfying a least used condition with respect to the plurality of processor cores. The technology may also schedule the thread to be executed on the selected core.Type: GrantFiled: August 30, 2018Date of Patent: February 9, 2021Assignee: Intel CorporationInventors: Ramakrishnan Sivakumar, Vijay Dhanraj, Russell Fenger, Guy Therien
-
Patent number: 10503542Abstract: Work can be migrated between processor cores. For example, a thread causing a heavy load on a first core can be detected. A power control unit can determine to migrate the thread from the first less-efficient core to the second more-efficient core. The power control unit can request that the first core and the second core transition to a low-power state (e.g., a sleep state, a C6 power state, etc.). The first core can transfer its software context to a first core software context storage, halt and quiesce. The second core can halt and quiesce. The software context from the first core software context storage can be transferred to a second core software context storage of the second core. A processing core identifier of the first core can be assigned to the second core. The power control unit can then request the second core to transition to an active state (such as a C0 state).Type: GrantFiled: July 30, 2018Date of Patent: December 10, 2019Assignee: INTEL CORPORATIONInventors: Guy Therien, Guy Sotomayor, Arijit Biswas, Michael D. Powell, Eric J. Dehaemer
-
Publication number: 20190102227Abstract: In an embodiment, a processor includes a plurality of processing engines (PEs) to execute threads, and a guide unit. The guide unit is to: monitor execution characteristics of the plurality of PEs and the threads; generate a plurality of PE rankings, each PE ranking including the plurality of PEs in a particular order; and store the plurality of PE rankings in a memory to be provided to a scheduler, the scheduler to schedule the threads on the plurality of PEs using the plurality of PE rankings. Other embodiments are described and claimed.Type: ApplicationFiled: September 29, 2017Publication date: April 4, 2019Inventors: Avinash Ananthakrishnan, Vijay Dhanraj, Russell Fenger, Vivek Garg, Eugene Gorbatov, Stephen Gunter, Monica Gupta, Efraim Rotem, Krishnakanth Sistla, Guy Therien, Ankush Verma, Eliezer Weissmann
-
Publication number: 20190065242Abstract: Work can be migrated between processor cores. For example, a thread causing a heavy load on a first core can be detected. A power control unit can determine to migrate the thread from the first less-efficient core to the second more-efficient core. The power control unit can request that the first core and the second core transition to a low-power state (e.g., a sleep state, a C6 power state, etc.). The first core can transfer its software context to a first core software context storage, halt and quiesce. The second core can halt and quiesce. The software context from the first core software context storage can be transferred to a second core software context storage of the second core. A processing core identifier of the first core can be assigned to the second core. The power control unit can then request the second core to transition to an active state (such as a C0 state).Type: ApplicationFiled: July 30, 2018Publication date: February 28, 2019Applicant: INTEL CORPORATIONInventors: Guy Therien, Guy Sotomayor, Arijit Biswas, Michael D. Powell, Eric J. Dehaemer
-
Publication number: 20190042307Abstract: Systems, apparatuses and methods may provide for technology that identifies a thread and selects a core from a plurality of processor cores in response to the selected core being available while satisfying a least used condition with respect to the plurality of processor cores. The technology may also schedule the thread to be executed on the selected core.Type: ApplicationFiled: August 30, 2018Publication date: February 7, 2019Applicant: Intel CorporationInventors: Ramakrishnan Sivakumar, Vijay Dhanraj, Russell Fenger, Guy Therien
-
Patent number: 10185566Abstract: In one embodiment, the present invention includes a multicore processor having first and second cores to independently execute instructions, the first core visible to an operating system (OS) and the second core transparent to the OS and heterogeneous from the first core. A task controller, which may be included in or coupled to the multicore processor, can cause dynamic migration of a first process scheduled by the OS to the first core to the second core transparently to the OS. Other embodiments are described and claimed.Type: GrantFiled: April 27, 2012Date of Patent: January 22, 2019Assignee: Intel CorporationInventors: Alon Naveh, Yuval Yosef, Eliezer Weissmann, Anil Aggarwal, Efraim Rotem, Avi Mendelson, Ronny Ronen, Boris Ginzburg, Michael Mishaeli, Scott D. Hahn, David A. Koufaty, Ganapati Srinivasa, Guy Therien
-
Patent number: 10175740Abstract: In an embodiment, a processor includes multiple cores each to independently execute instructions and a power control unit (PCU) coupled to the plurality of cores to control power consumption of the processor. The PCU may include a mapping logic to receive a performance scale value from an operating system (OS) and to calculate a dynamic performance-frequency mapping based at least in part on the performance scale value. Other embodiments are described and claimed.Type: GrantFiled: April 22, 2016Date of Patent: January 8, 2019Assignee: Intel CorporationInventors: Eliezer Weissmann, Efraim Rotem, Paul Diefenbaugh, Guy Therien, Nir Rosenzweig
-
Publication number: 20180324356Abstract: The present disclosure pertains to extended visual capture in a reconfigurable device. In general, at least a display portion of a device may have a deformable shape configuration in that its shape is changeable by a user. The device may also comprise at least sensor circuitry including a plurality of sensors. The shape configuration may position the plurality of sensors at different positions to enable extended visual capture of a 180 to 360 degree viewing range surrounding the device in a single image or video. Control circuitry in the device may determine when shape reconfiguration of at least the display has occurred, determine whether the new shape configuration involves visual capture, and if the new shape configuration is determined to involve visual capture, determine an operational mode for the at least the sensor circuitry and cause the sensor circuitry to capture visual data based at least on the operational mode.Type: ApplicationFiled: November 16, 2015Publication date: November 8, 2018Applicant: INTEL CORPORATIONInventors: Rajiva K. Sarraju, Joshua L. Zuniga, Aleksander Magi, David W. Browning, Audrey C. Younkin, Saara Kamppari-Miller, Phil Riehl, Guy Therien
-
Patent number: 10037227Abstract: Work can be migrated between processor cores. For example, a thread causing a heavy load on a first core can be detected. A power control unit can determine to migrate the thread from the first less-efficient core to the second more-efficient core. The power control unit can request that the first core and the second core transition to a low-power state (e.g., a sleep state, a C6 power state, etc.). The first core can transfer its software context to a first core software context storage, halt and quiesce. The second core can halt and quiesce. The software context from the first core software context storage can be transferred to a second core software context storage of the second core. A processing core identifier of the first core can be assigned to the second core. The power control unit can then request the second core to transition to an active state (such as a C0 state).Type: GrantFiled: December 17, 2015Date of Patent: July 31, 2018Assignee: INTEL CORPORATIONInventors: Guy Therien, Guy Sotomayor, Arijit Biswas, Michael D. Powell, Eric J. Dehaemer
-
Publication number: 20170177407Abstract: Work can be migrated between processor cores. For example, a thread causing a heavy load on a first core can be detected. A power control unit can determine to migrate the thread from the first less-efficient core to the second more-efficient core. The power control unit can request that the first core and the second core transition to a low-power state (e.g., a sleep state, a C6 power state, etc.). The first core can transfer its software context to a first core software context storage, halt and quiesce. The second core can halt and quiesce. The software context from the first core software context storage can be transferred to a second core software context storage of the second core. A processing core identifier of the first core can be assigned to the second core. The power control unit can then request the second core to transition to an active state (such as a C0 state).Type: ApplicationFiled: December 17, 2015Publication date: June 22, 2017Applicant: INTEL CORPORATIONInventors: Guy Therien, Guy Sotomayor, Arijit Biswas, Michael D. Powell, Eric J. Dehaemer
-
Publication number: 20160259392Abstract: In an embodiment, a processor includes multiple cores each to independently execute instructions and a power control unit (PCU) coupled to the plurality of cores to control power consumption of the processor. The PCU may include a mapping logic to receive a performance scale value from an operating system (OS) and to calculate a dynamic performance-frequency mapping based at least in part on the performance scale value. Other embodiments are described and claimed.Type: ApplicationFiled: April 22, 2016Publication date: September 8, 2016Inventors: Eliezer Weissmann, Efraim Rotem, Paul Diefenbaugh, Guy Therien, Nir Rosenzweig
-
Patent number: 9348401Abstract: In an embodiment, a processor includes multiple cores each to independently execute instructions and a power control unit (PCU) coupled to the plurality of cores to control power consumption of the processor. The PCU may include a mapping logic to receive a performance scale value from an operating system (OS) and to calculate a dynamic performance-frequency mapping based at least in part on the performance scale value. Other embodiments are described and claimed.Type: GrantFiled: June 25, 2013Date of Patent: May 24, 2016Assignee: Intel CorporationInventors: Eliezer Weissmann, Efraim Rotem, Paul Diefenbaugh, Guy Therien, Nir Rosenzweig
-
Publication number: 20140380076Abstract: In an embodiment, a processor includes multiple cores each to independently execute instructions and a power control unit (PCU) coupled to the plurality of cores to control power consumption of the processor. The PCU may include a mapping logic to receive a performance scale value from an operating system (OS) and to calculate a dynamic performance-frequency mapping based at least in part on the performance scale value. Other embodiments are described and claimed.Type: ApplicationFiled: June 25, 2013Publication date: December 25, 2014Inventors: Eliezer Weissmann, Efraim Rotem, Paul Diefenbaugh, Guy Therien, Nir Rosenzweig
-
Patent number: 8874947Abstract: A processing platform and a method of controlling power consumption of a central processing unit of the processing platform are presented. By operating the method the processing platform is able to set an upper performance state limit and a lower performance state limit. The upper performance state limit is based on a central processing unit activity rate value and the lower performance state limit is based on a minimum require of the operating system to perform operating system tasks. The performance state values are varying within a range of the lower and upper limits according to a power management policy.Type: GrantFiled: May 14, 2013Date of Patent: October 28, 2014Assignee: Intel CorporationInventors: Efraim Rotem, Barnes Cooper, Guy Therien, Eliezer Weissmann, Anil Aggarwal
-
Publication number: 20140129808Abstract: In one embodiment, the present invention includes a multicore processor having first and second cores to independently execute instructions, the first core visible to an operating system (OS) and the second core transparent to the OS and heterogeneous from the first core. A task controller, which may be included in or coupled to the multicore processor, can cause dynamic migration of a first process scheduled by the OS to the first core to the second core transparently to the OS. Other embodiments are described and claimed.Type: ApplicationFiled: April 27, 2012Publication date: May 8, 2014Inventors: Alon Naveh, Yuval Yosef, Eliezer Weissmann, Anil Aggarwal, Efraim Rotem, Avi Mendelson, Ronny Ronen, Boris Ginzburg, Michael Mishaeli, Scott D. Hahn, David A. Koufaty, Ganapati Srinivasa, Guy Therien
-
Publication number: 20140040643Abstract: A processing platform and a method of controlling power consumption of a central processing unit of the processing platform are presented. By operating the method the processing platform is able to set an upper performance state limit and a lower performance state limit. The upper performance state limit is based on a central processing unit activity rate value and the lower performance state limit is based on a minimum require of the operating system to perform operating system tasks. The performance state values are varying within a range of the lower and upper limits according to a power management policy.Type: ApplicationFiled: May 14, 2013Publication date: February 6, 2014Inventors: Efraim Rotem, Barnes Cooper, Guy Therien, Eliezer Weissmann, Anil Aggarwal
-
Publication number: 20130151569Abstract: In some embodiments, a PPM interface may be provided with functionality to facilitate to an OS memory power state management for one or more memory nodes, regardless of a particular platform hardware configuration, as long as the platform hardware is in conformance with the PPM interface.Type: ApplicationFiled: November 21, 2012Publication date: June 13, 2013Inventors: Guy Therien, Paul Diefenbaugh, Anil Aggarwal, Andrew Henroid, Jeremy Shrall, Efraim Rotem, Krishnakanth Sistla, Eliezer Weissmann, Mohan Kumar, Sarathy Jayakumar, Jose Andy Vargas, Neelam Chandwani, Michael A. Rothman, Robert Gough, Mark Doran
-
Patent number: 8458498Abstract: A processing platform and a method of controlling power consumption of a central processing unit of the processing platform are presented. By operating the method the processing platform is able to set an upper performance state limit and a lower performance state limit. The upper performance state limit is based on a central processing unit activity rate value and the lower performance state limit is based on a minimum require of the operating system to perform operating system tasks. The performance state values are varying within a range of the lower and upper limits according to a power management policy.Type: GrantFiled: December 23, 2008Date of Patent: June 4, 2013Assignee: Intel CorporationInventors: Efraim Rotem, Barnes Cooper, Guy Therien, Eliezer Weissmann, Anil Aggarwal
-
Patent number: 8386808Abstract: According to some embodiments, a power budget allocation engine of a multi-component computer system may receive a power budget allocation adjustment request signal from a first component. Based on the received budget allocation adjustment request signal (and, in some embodiments, a component preference), the power budget allocation engine may determine whether to adjust a power budget allocation signal provided to the first component.Type: GrantFiled: December 22, 2008Date of Patent: February 26, 2013Assignee: Intel CorporationInventors: Guy Therien, Murali Ramadoss, Gregory D. Kaine, Eric C. Samson, Venkatesh Ramani