Patents by Inventor Gyh-Bin Wang
Gyh-Bin Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230368834Abstract: An apparatus for page-copy data accessing is provided, which includes a memory cell array, bit-line sense-amplifier/buffers (BLSABFs), page buffers and a logic operation processing circuit. Data voltage signals on bit-lines in a memory section are transferred to the bit-lines in an adjacent memory section adjacent to the memory section by BLSABFs and the voltage data signals are sequentially propagated across subsequent memory sections through BLSABFs between the subsequent memory sections. The scheme can be applied as a method of page-data write access in a memory chip, of which page data can be propagated sequentially from section to subsequent adjacent section until a target location is reached, and then, activating a word line in a section of the memory comprising target location to write voltages to the memory cells at the target location. The page buffers are configured to receive data voltage signals from the coupled BLSABFs to a data interface.Type: ApplicationFiled: July 25, 2023Publication date: November 16, 2023Applicant: Piecemakers Technology, Inc.Inventor: Gyh- Bin Wang
-
Patent number: 11755685Abstract: Page data can be propagated sequentially from a section to the neighboring section, and from this section to subsequent section adjacent to it until a page register set is reached. In a described apparatus based on this page-data-copy scheme, access data from a page register (which is also used for storing the data accessed using the page-data-copy scheme) with a conditional read-access method in conjunction with an arithmetic unit can execute the arithmetic process of an AI system.Type: GrantFiled: September 15, 2021Date of Patent: September 12, 2023Assignee: Piecemakers Technology, Inc.Inventors: Gyh-Bin Wang, Ming-Hung Wang, Cheng-En Shieh
-
Patent number: 11721390Abstract: Voltages loaded onto the bit lines in a first CA section of a memory array can be latched by enabling the BLSA between the first section and a second section adjacent to the first section causing latched voltages to propagate to bit lines in the second section. Voltages propagated to the bit lines in the second section using the latches between the second section and a third section. Voltages can be propagated sequentially from section to subsequent adjacent section until a target location is reached. The scheme can be applied as a method of page-data write access in a memory chip, of which page data can be propagated sequentially from section to subsequent adjacent section until a target location is reached, and then, activating a word line in a section of the memory comprising the target location to write voltages to the memory cells at the target location.Type: GrantFiled: January 5, 2022Date of Patent: August 8, 2023Assignee: Piecemakers Technology, Inc.Inventors: Gyh-Bin Wang, Tah-Kang Joseph Ting, Ming-Hung Wang
-
Publication number: 20220130450Abstract: Voltages loaded onto the bit lines in a first CA section of a memory array can be latched by enabling the BLSA between the first section and a second section adjacent to the first section causing latched voltages to propagate to bit lines in the second section. Voltages propagated to the bit lines in the second section using the latches between the second section and a third section. Voltages can be propagated sequentially from section to subsequent adjacent section until a target location is reached. The scheme can be applied as a method of page-data write access in a memory chip, of which page data can be propagated sequentially from section to subsequent adjacent section until a target location is reached, and then, activating a word line in a section of the memory comprising the target location to write voltages to the memory cells at the target location.Type: ApplicationFiled: January 5, 2022Publication date: April 28, 2022Applicant: Piecemakers Technology, Inc.Inventors: Gyh-Bin Wang, Tah-Kang Joseph Ting, Ming-Hung Wang
-
Publication number: 20220100816Abstract: Page data can be propagated sequentially from a section to the neighboring section, and from this section to subsequent section adjacent to it until a page register set is reached. In a described apparatus based on this page-data-copy scheme, access data from a page register (which is also used for storing the data accessed using the page-data-copy scheme) with a conditional read-access method in conjunction with an arithmetic unit can execute the arithmetic process of an AI system.Type: ApplicationFiled: September 15, 2021Publication date: March 31, 2022Applicant: Piecemakers Technology, Inc.Inventors: Gyh-Bin Wang, Ming-Hung Wang, Cheng-En Shieh
-
Patent number: 11250904Abstract: Voltages loaded onto the bit lines in a first CA section of a memory array can be latched by enabling the BLSA between the first section and a second section adjacent to the first section causing latched voltages to propagate to bit lines in the second section. Voltages propagated to the bit lines in the second section using the latches between the second section and a third section. Voltages can be propagated sequentially from section to subsequent adjacent section until a target location is reached. The scheme can be applied as a method of page-data write access in a memory chip, of which page data can be propagated sequentially from section to subsequent adjacent section until a target location is reached, and then, activating a word line in a section of the memory comprising the target location to write voltages to the memory cells at the target location.Type: GrantFiled: September 30, 2020Date of Patent: February 15, 2022Assignee: Piecemakers Technology, Inc.Inventors: Gyh-Bin Wang, Tah-Kang Joseph Ting, Ming-Hung Wang
-
Patent number: 11183231Abstract: An apparatus for enhancing prefetch access in a memory module may include a memory chip. The memory chip includes a memory cell array, a plurality of bit lines and a plurality of word lines, a plurality of BLSAs, and a plurality of main data lines. The memory cell array may be arranged to store data, and the plurality of bit lines and the plurality of word lines may be arranged to perform access control of the memory cell array. The plurality of BLSAs may sense a plurality of bit-line signals restored from the plurality of memory cells and convert the plurality of bit-line signals into a plurality of amplified signals, respectively. The main data lines may directly output the amplified signals, through selection of CSLs of the BLSAs on the memory chip, to a secondary semiconductor chip, for performing further processing of the memory module, thereby enhancing the prefetch access.Type: GrantFiled: June 17, 2020Date of Patent: November 23, 2021Assignee: Piecemakers Technology, Inc.Inventors: Gyh-Bin Wang, Ming-Hung Wang, Tah-Kang Joseph Ting
-
Publication number: 20210158856Abstract: An apparatus for enhancing prefetch access in a memory module may include a memory chip. The memory chip includes a memory cell array, a plurality of bit lines and a plurality of word lines, a plurality of BLSAs, and a plurality of main data lines. The memory cell array may be arranged to store data, and the plurality of bit lines and the plurality of word lines may be arranged to perform access control of the memory cell array. The plurality of BLSAs may sense a plurality of bit-line signals restored from the plurality of memory cells and convert the plurality of bit-line signals into a plurality of amplified signals, respectively. The main data lines may directly output the amplified signals, through selection of CSLs of the BLSAs on the memory chip, to a secondary semiconductor chip, for performing further processing of the memory module, thereby enhancing the prefetch access.Type: ApplicationFiled: June 17, 2020Publication date: May 27, 2021Inventors: Gyh-Bin Wang, Ming-Hung Wang, Tah-Kang Joseph Ting
-
Patent number: 10978377Abstract: A semiconductor chip set with double-sided off-chip bonding structure in the disclosure comprises at least one first off-chip bonding structure formed above a first surface of the semiconductor chip set, and at least one second off-chip bonding structure formed above a second surface of the semiconductor chip set, wherein the first surface is opposite to the second surface and each of the first off-chip bonding structure and the second off-chip bonding structure is used for connecting to an electrical connecting point external to the semiconductor chip set through bonding wire, through-silicon via (TSV) or micro bump.Type: GrantFiled: January 2, 2020Date of Patent: April 13, 2021Inventor: Gyh-Bin Wang
-
Publication number: 20200211930Abstract: A semiconductor chip set with double-sided off-chip bonding structure in the disclosure comprises at least one first off-chip bonding structure formed above a first surface of the semiconductor chip set, and at least one second off-chip bonding structure formed above a second surface of the semiconductor chip set, wherein the first surface is opposite to the second surface and each of the first off-chip bonding structure and the second off-chip bonding structure is used for connecting to an electrical connecting point external to the semiconductor chip set through bonding wire, through-silicon via (TSV) or micro bump.Type: ApplicationFiled: January 2, 2020Publication date: July 2, 2020Inventor: GYH-BIN WANG
-
Patent number: 10559374Abstract: A memory chip architecture includes a plurality of test pads, a plurality of interface pads, a function block and an embedded test block. The function block is coupled to the interface pads. The embedded test block is coupled to the test pads. The embedded test block is connected to an access port physical layer (PHY) through the interface pads. The interface pads are disposed between the function block and the embedded test block. The embedded test block is arranged for generating at least one test pattern as a test signal, and outputting the test signal to the function block through the interface pads to test the function block.Type: GrantFiled: February 20, 2017Date of Patent: February 11, 2020Assignee: Piecemakers Technology, Inc.Inventors: Gyh-Bin Wang, Chun-Kai Wang
-
Publication number: 20180240531Abstract: A memory chip architecture includes a plurality of test pads, a plurality of interface pads, a function block and an embedded test block. The function block is coupled to the interface pads. The embedded test block is coupled to the test pads. The embedded test block is connected to an access port physical layer (PHY) through the interface pads. The interface pads are disposed between the function block and the embedded test block. The embedded test block is arranged for generating at least one test pattern as a test signal, and outputting the test signal to the function block through the interface pads to test the function block.Type: ApplicationFiled: February 20, 2017Publication date: August 23, 2018Inventors: Gyh-Bin Wang, Chun-Kai Wang
-
Patent number: 9997224Abstract: A memory architecture includes K first control lines, M groups of second control lines and a memory cell array. K and M are positive integers. Each group of second control lines includes at least one second control line. The memory cell array includes M memory banks. Each memory bank is coupled to the K first control lines. The M memory banks are selected according to M bank select signals respectively so as to receive a shared set of first control signals through the K first control lines. The M memory banks are coupled to the M groups of second control lines respectively, and receive independent M sets of second control signals through the M groups of second control lines respectively. Each memory bank performs one of a column select operation and a sense amplification operation according to the set of first control signals and a set of second control signals.Type: GrantFiled: January 24, 2017Date of Patent: June 12, 2018Assignee: Piecemakers Technology, Inc.Inventors: Ming-Hung Wang, Gyh-Bin Wang, Tah-Kang Joseph Ting
-
Publication number: 20180068700Abstract: A memory architecture includes K first control lines, M groups of second control lines and a memory cell array. K and M are positive integers. Each group of second control lines includes at least one second control line. The memory cell array includes M memory banks. Each memory bank is coupled to the K first control lines. The M memory banks are selected according to M bank select signals respectively so as to receive a shared set of first control signals through the K first control lines. The M memory banks are coupled to the M groups of second control lines respectively, and receive independent M sets of second control signals through the M groups of second control lines respectively. Each memory bank performs one of a column select operation and a sense amplification operation according to the set of first control signals and a set of second control signals.Type: ApplicationFiled: January 24, 2017Publication date: March 8, 2018Inventors: Ming-Hung Wang, Gyh-Bin Wang, Tah-Kang Joseph Ting
-
Patent number: 9679622Abstract: A control method of a memory device, a memory device and a memory system are provided. The memory system includes a memory control unit and a memory die. The memory die performs a data access operation asynchronously with respect to a system clock according to address information and an access signal generated from the memory control unit. When operating in a read mode, the memory die generates a data tracking signal according to a memory internal read time which is an elapsed time for data to be read to be read out from the memory die. The memory control unit and the memory die obtain required data according to respective data tracking signals transmitted therebetween. The control method defines an asynchronous memory interface protocol which realizes reliable and high speed data transmission.Type: GrantFiled: April 1, 2015Date of Patent: June 13, 2017Assignee: Piecemakers Technology, Inc.Inventors: Gyh-Bin Wang, Tah-Kang Joseph Ting, Yung-Ching Hsieh
-
Patent number: 9653148Abstract: A memory device includes a common data bus, a plurality of memory banks and a control circuit. The memory banks are coupled to the common data bus. The memory banks share the common data bus. Each of the memory banks includes a storage device and a data register. The data register is coupled between the storage device the common data bus, and is arranged for storing data read from the storage device. The control circuit is coupled to storage devices and data registers of the memory banks, and is arranged for referring to an address signal and an access signal to control the storage device of said each memory bank to output the data to the corresponding data register, and referring to the address signal and a programmable latency time to control the data registers to output data from the memory banks to the common data bus.Type: GrantFiled: February 18, 2016Date of Patent: May 16, 2017Assignee: Piecemakers Technology, Inc.Inventors: Tah-Kang Joseph Ting, Gyh-Bin Wang, Ming-Hung Wang
-
Patent number: 9466355Abstract: A memory architecture includes K first wordlines, M groups of second wordlines, a memory cell array and M switch circuits. K and M are positive integers. Each group of second wordlines includes a plurality of second wordlines. The memory cell array includes M memory banks. The M memory banks are coupled to the M groups of second wordlines respectively, and receive independent M sets of second wordline signals through the M groups of second wordlines respectively. M switch circuits are disposed in correspondence with the M memory banks respectively. Each switch circuit selectively couples the K first wordlines to a corresponding memory bank so that the corresponding memory bank receives a shared set of first wordline signals through the K first wordline. Each memory bank performs a data access operation according to the received set of first wordline signals and a corresponding set of second wordline signals.Type: GrantFiled: May 14, 2015Date of Patent: October 11, 2016Assignee: Piecemakers Technology, Inc.Inventors: Tah-Kang Joseph Ting, Gyh-Bin Wang
-
Publication number: 20150332751Abstract: A memory architecture includes K first wordlines, M groups of second wordlines, a memory cell array and M switch circuits. K and M are positive integers. Each group of second wordlines includes a plurality of second wordlines. The memory cell array includes M memory banks. The M memory banks are coupled to the M groups of second wordlines respectively, and receive independent M sets of second wordline signals through the M groups of second wordlines respectively. M switch circuits are disposed in correspondence with the M memory banks respectively. Each switch circuit selectively couples the K first wordlines to a corresponding memory bank so that the corresponding memory bank receives a shared set of first wordline signals through the K first wordline. Each memory bank performs a data access operation according to the received set of first wordline signals and a corresponding set of second wordline signals.Type: ApplicationFiled: May 14, 2015Publication date: November 19, 2015Inventors: Tah-Kang Joseph Ting, Gyh-Bin Wang
-
Publication number: 20150287445Abstract: A control method of a memory device, a memory device and a memory system are provided. The memory system includes a memory control unit and a memory die. The memory die performs a data access operation asynchronously with respect to a system clock according to address information and an access signal generated from the memory control unit. When operating in a read mode, the memory die generates a data tracking signal according to a memory internal read time which is an elapsed time for data to be read to be read out from the memory die. The memory control unit and the memory die obtain required data according to respective data tracking signals transmitted therebetween. The control method defines an asynchronous memory interface protocol which realizes reliable and high speed data transmission.Type: ApplicationFiled: April 1, 2015Publication date: October 8, 2015Inventors: Gyh-Bin Wang, Tah-Kang Joseph Ting, Yung-Ching Hsieh
-
Patent number: 8754656Abstract: A high speed test circuit receives a tester clock from a tester and it conducts a test on a circuit under test. The high speed test circuit generates a high frequency clock according to the tester clock, so it is capable of operating in two frequencies. The high speed test circuit tests the circuit under test according to the high frequency clock, and it performs a low speed operation according to a low frequency clock, which is for example the tester clock.Type: GrantFiled: March 2, 2012Date of Patent: June 17, 2014Assignee: Piecemakers Technology, IncorporationInventors: Tah-Kang Ting, Gyh-Bin Wang, Ming-Hung Wang, Chun-Peng Wu, Li-Chin Tien