Patents by Inventor Hans Norstrom
Hans Norstrom has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6690080Abstract: In an integrated circuit, particularly an integrated circuit for radio frequency applications, a semiconductor structure for isolation of semiconductor devices that includes a semiconductor substrate, at least one shallow trench extending vertically into the substrate, a deep trench laterally located within the shallow trench, where the deep trench extends vertically further into the substrate. The deep trench is self aligned to the shallow trench with a controlled lateral distance between an edge of the shallow trench and an edge of the deep trench and the lateral extensions of the shallow and deep trenches, respectively, are independently chosen.Type: GrantFiled: April 10, 2002Date of Patent: February 10, 2004Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Hans Norström, Carl Björmander, Ted Johansson
-
Patent number: 6657242Abstract: In order to produce an electrical connection to an inner layer such as a bottom diffusion (103), which has a good electrical conductivity and is located inside a bipolar semiconductor device isolated by trenches (119) and which for example forms a subcollector of a NPN-transistor, a hole (157) in a trench is used. The hole is filled with electrically conducting material and extends from the surface of the device to the bottom diffusion (103), so that the electrically conducting material in the hole is in contact therewith. The hole (157) is made aligned with a sidewall of the trench (119) by using selective etching. The hole can be made at the same time as contact holes for metallization are made and then also be filled in the metallization step, to contact the bottom diffusion. For a lateral PNP-transistor the hole can be made as a closed groove constituting the outer confinement of the base area, passing all around the transistor.Type: GrantFiled: August 4, 2000Date of Patent: December 2, 2003Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Hans Norström, Ola Knut Tylstedt, Anders Lindgren
-
Patent number: 6610578Abstract: A bipolar transistor of type NPN has an active region at the surface of the component, which is surrounded, as seen along the surface of the component, in the conventional way by thick field oxide areas. The active region is partly covered by an electrically isolating surface layer, preferably comprising a nitride layer. A base region in the active region is defined by a well-defined opening, which is lithographically produced, in the electrically isolating surface layer. For a bipolar lateral transistor of type PNP, which instead has emitter and collector regions surrounded by such thick field oxide areas, the emitter and collector regions can in the corresponding way be defined by a lithographically defined opening in an electrically isolating surface layer. Owing to the well defined openings the base-collector capacitance and the emitter-collector capacitance respectively can be reduced in these cases, what results in better high frequency characteristics of the transistors.Type: GrantFiled: July 13, 1998Date of Patent: August 26, 2003Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Hans Norström, Stefan Nygren, Ola Tylstedt
-
Patent number: 6579773Abstract: In the fabrication of a transistor device, particularly a low-voltage high-frequency transistor for use in mobile telecommunications, a method for improving the transistor performance and the high-frequency characteristics of the device is described. The method includes providing a semiconductor substrate (1) with an n-doped collector layer (5) surrounded by isolation areas (4), implanting antimony ions into the collector layer such that a thin highly n-doped layer (18) is formed in the uppermost portion of the collector layer, and forming a base on top of said thin highly n-doped layer (18).Type: GrantFiled: June 25, 2001Date of Patent: June 17, 2003Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Hans Norström, Torkel Arnborg, Ted Johansson
-
Patent number: 6472723Abstract: Apparatus and methods for manufacturing low-resistant substrate contacts in integrated circuits are disclosed. The contacts are low resistive conducting plugs and are located outside the areas of active components. The substrate is connected from the top portion in order to obtain a low resistance. Multiple metal plugs electrically interconnect the substrate of the integrated circuit with the top portion of the integrated circuit.Type: GrantFiled: March 21, 1997Date of Patent: October 29, 2002Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Tomas Jarstad, Hans Norström
-
Patent number: 6459140Abstract: A method to improve the characteristics of bipolar silicon high-frequency transistor by adding indium into the base of the transistor is described. Instead of replacing boron in the base with indium to improve the beta-Early voltage product, at the price of high beta and high base resistance, separate boron and indium doping profiles are combined in the base. Thus, a transistor, which preserves most of the properties of pure boron-base transistor, is obtained, but with some parameters improved due to the added indium profile. This “double-profile” or “indium-enhanced” transistor exhibits improved beta-Early voltage product, reduced collector-base capacitance swing and lower temperature dependence of beta, but preserves the advantageous properties of a pure boron-base transistor.Type: GrantFiled: October 6, 2000Date of Patent: October 1, 2002Assignee: Telefonaktiebolaget LM EricssonInventors: Ted Johansson, Hans Norström
-
Patent number: 6440810Abstract: In the fabrication of a silicon bipolar transistor, a method for forming base regions and for opening an emitter window is provided. A silicon substrate is provided with suitable device isolation. A first base region is formed in or on top of the substrate. A thin layer of oxide is formed on the first base region. A layer of silicon is formed on top of the thin oxide layer, the silicon layer is to be a second base region. The silicon layer is ion implanted. A layer of a dielectric is formed on top of the silicon layer, the dielectric is to isolate base and emitter regions of the transistor. The obtained structure is patterned in order to define the emitter window. The structure inside the defined emitter window area is etched and through the dielectric and silicon layers, wherein the thin oxide layer is used as etch stop, thus forming the emitter window. The structure is subsequently heat treated and thus break up the oxide such that the first and second base regions will contact each other.Type: GrantFiled: November 24, 2000Date of Patent: August 27, 2002Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Ted Johansson, Hans Norström
-
Publication number: 20020109140Abstract: In the fabrication of an integrated circuit, particularly an integrated circuit for radio frequency applications, a method for forming shallow and deep .Type: ApplicationFiled: April 10, 2002Publication date: August 15, 2002Inventors: Hans Norstrom, Carl Bjormander, Ted Johansson
-
Patent number: 6413835Abstract: In the fabrication of an integrated circuit, particularly an integrated circuit for radio frequency applications, a method for forming shallow and deep trenches for isolation of semiconductor devices comprised in said circuit, comprising providing a semiconductor substrate; optionally forming a first dielectric layer on said substrate; forming at least one shallow trench by using a first mask, said shallow trench extending into said substrate; forming a second dielectric layer of a predetermined thickness on the structure obtained subsequent to the step of forming at least one shallow trench; forming at least one opening in said second dielectric layer by using a second mask with an edge of said second mask aligned to an edge of said shallow trench with a maximum misalignment of half the predetermined thickness, said opening extending within the shallow trench to the bottom thereof, whereby a spacer of a width equal to the predetermined thickness is formed in said shallow trench and along said edge thereof; aType: GrantFiled: September 15, 2000Date of Patent: July 2, 2002Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Hans Norström, Carl Björmander, Ted Johansson
-
Publication number: 20020057176Abstract: A method for forming an electrical device structure in an integrated circuit comprises providing a substrate; forming a passivation layer thereon; forming a plurality of through holes in the passivation layer, the through holes; removing substrate material under the passivation layer by means of isotropic etching, thus forming at least a first cavity in the substrate beneath the plurality of through holes; forming a dielectric layer on top of the passivation layer to plug the through holes, thereby creating a membrane; and creating an electrical device, such as e.g. an inductor, above the membrane.Type: ApplicationFiled: November 8, 2001Publication date: May 16, 2002Inventors: Hans Norstrom, Carl Bjormander, Ted Johansson
-
Publication number: 20010055893Abstract: In the fabrication of a transistor device, particularly a low-voltage high-frequency transistor for use in mobile telecommunications, a method for improving the transistor performance and the high-frequency characteristics, comprising the steps of:Type: ApplicationFiled: June 25, 2001Publication date: December 27, 2001Inventors: Hans Norstrom, Torkel Arnborg, Ted Johansson
-
Patent number: 6333216Abstract: A selective etching method in the fabrication of a semiconductor device is provided. The method involves the steps of: depositing an amorphous layer of semiconductor material on a monocrystalline substrate of the same semiconductor material; depositing at least one dielectric layer on the amorphous layer such as to prevent crystallization of said amorphous layer; patterning the resultant structure and thereafter etching away the dielectric layer and the amorphous semiconductor layer within a predetermined area or region; and heat-treating the resulting structure.Type: GrantFiled: March 21, 2000Date of Patent: December 25, 2001Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventor: Hans Norström
-
Patent number: 6291859Abstract: A semiconductor integrated circuit comprises a substrate (1) of a first conduction type semiconductor material, an epitaxial layer (10) which is carried by the substrate (1) and which is of a second conduction type semiconductor material different to the first conduction type material, a well (3) of semiconductor material in the epitaxial layer and a semiconductor material, the epitaxial layer (10) being substantially depleted of charges is a region substantially beneath the well (3).Type: GrantFiled: August 20, 1999Date of Patent: September 18, 2001Assignee: Telefonaktiebolaget LM EricssonInventors: Andrej Litwin, Hans Norstrom
-
Patent number: 6163446Abstract: A protective circuit is disclosed for protecting an integrated circuit against electrostatic discharge, so-called ESD. The integrated circuit is connected to a supply voltage via a V.sub.cc -pad (2) and an earth pad (3). The protective circuit, which is particularly intended to protect a positively supplied circuit for radio frequency applications against both negative and positive voltage pulses, comprises an input pad (14) and at least one PNP-transistor (20), the input pad being connected to the integrated circuit, and the PNP-transistor being connected with its collector to the input pad, and its emitter to the V.sub.cc -pad or to the earth pad. The base of the PNP-transistor can be connected to its emitter either directly or via a resistor (24), or not be connected.Type: GrantFiled: August 28, 1998Date of Patent: December 19, 2000Assignee: Telefonaktiebolaget LM EricssonInventors: Hans Norstrom, Jonas Jonsson
-
Patent number: 6121102Abstract: In order to produce an electrical connection to an inner layer such as a bottom diffusion (103), which has a good electrical conductivity and is located inside a bipolar semiconductor device isolated by trenches (119) and which for example forms a subcollector of a NPN-transistor, a hole (157) in a trench is used. The hole is filled with electrically conducting material and extends from the surface of the device to the bottom diffusion (103), so that the electrically conducting material in the hole is in contact therewith. The hole (157) is made aligned with a sidewall of the trench (119) by using selective etching. The hole can be made at the same time as contact holes for metallization are made and then also be filled in the metallization step, to contact the bottom diffusion. For a lateral PNP-transistor the hole can be made as a closed groove constituting the outer confinement of the base area, passing all around the transistor.Type: GrantFiled: March 18, 1998Date of Patent: September 19, 2000Assignee: Telfonaktiebolaget LM EricssonInventors: Hans Norstrom, Ola Knut Tylstedt, Anders Lindgren
-
Patent number: 6100574Abstract: The present invention relates to a method for, in the manufacturing of an integrated circuit, producing a capacitor with metallic conducting electrodes and to the capacitor itself and to the integrated circuit, which preferably are intended for high-frequency applications. According to the invention, a lower electrode (17,63,67) is produced through depositing a first metal layer (15) onto a layer structure (11) comprising lowermost a substrate and uppermost an insulating layer (13). An insulating layer (19) is deposited over the first metal layer (15), whereafter an electrical connection (25) to the lower electrode (17,63,67) is produced by etching a via hole (21) through said insulating layer (19), which via hole (21) is plugged. There-after the first metal layer (15) is uncovered within a predetermined area (33), whereafter a dielectric layer (35) is deposited, patterned and etched in such a way that it overlaps (39) said predetermined area (33).Type: GrantFiled: April 28, 1998Date of Patent: August 8, 2000Assignee: Telefonaktiebolaget LM EricssonInventors: Hans Norstrom, Stefan Nygren
-
Patent number: 6100133Abstract: The present invention relates to a method for, in the manufacturing of an integrated circuit, producing a capacitor with metallic conducting electrodes and to the capacitor itself and to the integrated circuit, which preferably are intended for high-frequency applications. According to the invention, a lower electrode (17,63,67) is produced through depositing a first metal layer (15) onto a layer structure (11) comprising lowermost a substrate and uppermost an insulating layer (13). An insulating layer (19) is deposited over the first metal layer (15), whereafter an electrical connection (25) to the lower electrode (17,63,67) is produced by etching a via hole (21) through the insulating layer (19), which via hole (21) is plugged. Thereafter the first metal layer (15) is uncovered within a predetermined area (33), whereafter a dielectric layer (35) is deposited, patterned and etched in such a way that it overlaps (39) a portion of the second insulating layer (19).Type: GrantFiled: October 19, 1998Date of Patent: August 8, 2000Assignee: Telefonaktiebolaget LM EricssonInventors: Hans Norstrom, Stefan Nygren
-
Patent number: 6077752Abstract: A method of manufacturing a bipolar transistor having a self-registered base-emitter structure is provided.Type: GrantFiled: May 19, 1998Date of Patent: June 20, 2000Assignee: Telefonaktiebolaget LM EricssonInventor: Hans Norstrom
-
Patent number: 4740484Abstract: A method for manufacturing integrated circuits in which conductors and gate structures are built-up on a substrate plate, the conductors incorporating a layer of polycrystalline silicon and the gate structures including a gate electrode of polycrystalline silicon, where each of the gate structures is surrounded by doped source-and-drain-areas and where the gate electrode and the source-and-drain-areas respectively are metallized by depositing thereon a metal which reacts with the silicon from which the gate electrode and the source-and-drain-areas are comprised, so as to form a silicide layer. In accordance with the invention the gate electrode (3) is metallized in a first process stage. The source-and-drain-areas (18, 19) are metallized in a later process stage. Subsequent to metallizing the gate electrode in the first process stage, a protective layer (5) is applied to the metallized layer (4) of the gate electrode in a second process stage.Type: GrantFiled: October 30, 1986Date of Patent: April 26, 1988Assignee: Stiftelsen Institutet for Mikrovagsteknik VID Tekniska Hogskolan I StockholmInventors: Hans Norstrom, Sture Petersson, Rudolf Buchta