Patents by Inventor Hans Reisinger
Hans Reisinger has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6137718Abstract: In order to increase the storage density, in a memory cell arrangement having MOS transistors as memory cells which has as gate dielectric, a dielectric triple layer having a first silicon oxide layer, a silicon nitride layer and a second silicon oxide layer, the silicon oxide layers each having a thickness of at least 3 nm, the information is stored using multi-value logic with up to 2.sup.6 values. In this case, use is made of the fact that these memory cells have a time period greater than 1000 years for data retention and their threshold voltage has a very small drift.Type: GrantFiled: January 28, 1999Date of Patent: October 24, 2000Assignee: Siemens AktiengesellschaftInventor: Hans Reisinger
-
Patent number: 6133126Abstract: A method for fabricating a dopant region is disclosed. The dopant region is formed by providing a semiconductor substrate that has a surface. An electrically insulating intermediate layer is applied to the surface. A doped semiconductor layer is then applied to the electrically insulating intermediate layer, the semiconductor layer being of a first conductivity type and contains a dopant of the first conductivity type. A temperature treatment of the semiconductor substrate at a predefined diffusion temperature is performed, so that the dopant diffuses partially out of the semiconductor layer through the intermediate layer into the semiconductor substrate and forms there a dopant region of the first conductivity type. The electrical conductivity of the intermediate layer is modified, so that an electrical contact between the semiconductor substrate and the semiconductor layer is produced through the intermediate layer.Type: GrantFiled: September 20, 1999Date of Patent: October 17, 2000Assignee: Siemens AktiengesellschaftInventors: Hans Reisinger, Martin Franosch, Herbert Schafer, Reinhard Stengl, Volker Lehmann, Gerrit Lange, Hermann Wendt
-
Patent number: 6127220Abstract: On a carrier a layer sequence is applied which contains alternatingly layers made of a first conducting material and a second material in which both materials are different from a carrier material. An opening is made in the layer sequence, which is filled with a conducting material so that a central supporting structure is produced. Then the layer sequence is structured corresponding to the dimensions of a capacitor and the layers made of the second material are removed selectively, so that a first capacitor electrode is formed. The layer sequence may have especially p.sup.+ -/p.sup.- silicon layers or silicon/germanium layers. An etch-stop layer can also be incorporated as the lowest or second-lowest layer.Type: GrantFiled: May 14, 1999Date of Patent: October 3, 2000Assignee: Siemens AktiengesellschaftInventors: Gerrit Lange, Martin Franosch, Volker Lehmann, Hans Reisinger, Herbert Schafer, Reinhard Stengl, Hermann Wendt
-
Patent number: 6125050Abstract: Parallel lines, for example bit lines in a memory cell configuration formed of doped regions in a semiconductor substrate, are driven by electrically connecting a number of the lines to one another and to a common node. A number of selection lines extend transversely to the lines. MOS transistors are arranged at the points of intersection and are connected in series along one of the lines. The gate electrode of the MOS transistors is formed by the corresponding selection line. At least one MOS transistor in each of the parallel lines has a higher threshold voltage than the others.Type: GrantFiled: June 17, 1999Date of Patent: September 26, 2000Assignee: Siemens AktiengesellschaftInventors: Franz Hofmann, Josef Willer, Hans Reisinger, Paul-Werner Basse, Wolfgang Krautschneider
-
Patent number: 6117790Abstract: A method for fabricating a capacitor for a semiconductor memory configuration. In this case, a selectively etchable material is applied to a conductive support, which is connected to a semiconductor body via a contact hole in an insulator layer, and patterned. A first conductive layer is applied thereon and patterned. A hole is introduced into the first conductive layer, through which hole the selectively etchable material is etched out. A cavity is produced under the first conductive layer in the process. The inner surface of the cavity and the outer surface of the first conductive layer are provided with a dielectric layer, to which a second conductive layer is applied and patterned.Type: GrantFiled: April 30, 1999Date of Patent: September 12, 2000Assignee: Siemens AktiengesellschaftInventors: Herbert Schafer, Martin Franosch, Reinhard Stengl, Gerrit Lange, Hans Reisinger, Hermann Wendt, Volker Lehmann
-
Patent number: 6118159Abstract: The memory cell configuration comprises vertical transistors which are connected in a NOR architecture. The vertical transistors are disposed on flanks of trenches. Each vertical transistor includes an electrically insulated floating gate electrode, whose charge can be varied by Fowler-Nordheim tunneling due to a voltage drop between a control gate electrode and a source/drain region. The length of a coupling area in a direction parallel to a channel width, between the control gate electrode and the floating gate electrode is less than the channel width, in order to reduce the operating voltage. This is achieved by thermal oxidation of parts of the flanks of the trenches. Transistors which are adjacent in a direction transverse to the trenches share bit lines. Each bit line has a lightly doped first part and a highly doped second part. The coupling area can be enlarged even further by using a strip-shaped mask, which is extended by spacers.Type: GrantFiled: February 26, 1999Date of Patent: September 12, 2000Assignee: Siemens AktiengesellschaftInventors: Josef Willer, Franz Hofmann, Hans Reisinger, Emmerich Bertagnolli, Bernd Gobel, Barbara Hasler, Karl-Heinz Tietgen
-
Patent number: 6040995Abstract: For the operation of a memory cell arrangement with MOS transistors as memory cells that comprise a dielectric triple layer (5) with a first silicon oxide layer (51), a silicon nitride layer (52) and a second silicon oxide layer (53) as gate dielectric, whereby the silicon oxide layers are respectively at least 3 nm thick, a first cutoff voltage value is allocated to a first logical value and a second cutoff voltage value of the MOS transistor is allocated to a second logical value for storing digital data. The information stored in the memory cell can be modified by applying corresponding voltage levels, although a complete removal of charge stored in the silicon nitride layer is not possible because of the thickness of the silicon oxide layers. What is exploited when modifying the cutoff voltage is that the electrical field in the dielectric triple layer is distorted by charge stored in the silicon nitride layer.Type: GrantFiled: January 28, 1999Date of Patent: March 21, 2000Assignee: Siemens AktiengesellschaftInventors: Hans Reisinger, Ulrike Gruning, Hermann Wendt, Reinhard Stengl, Volker Lehmann, Josef Willer, Martin Franosch, Herbert Schafer, Wolfgang Krautschneider, Franz Hofmann, Thomas Bohm
-
Patent number: 6022786Abstract: For manufacturing a capacitor, in particular for a dynamic memory cell arrangement, a trench is etched in a substrate. In the trench, a layer sequence is produced that contains, in alternating fashion, layers of doped silicon and germanium-containing layers. By anisotropic etching, the surface of the semiconductor substrate (12) is exposed in the region of the trench floor. The trenches are filled with a conductive support structure (20). The germanium-containing layers are removed selectively to the layers of doped silicon. The exposed surface of the layers of doped silicon (17) and of the support structure (20) are provided with a capacitor dielectric (22), onto which is applied a counter-electrode (23).Type: GrantFiled: February 27, 1998Date of Patent: February 8, 2000Assignee: Siemens AktiengesellschaftInventors: Martin Franosch, Wolfgang Hoenlein, Helmut Klose, Gerrit Lange, Volker Lehmann, Hans Reisinger, Herbert Schaefer, Reinhard Stengl, Hermann Wendt, Dietrich Widmann
-
Patent number: 5994746Abstract: The memory cell has transistors that are arranged three-dimensionally. Vertical MOS transistors are arranged on the sidewalls of semiconductor webs, and a plurality of transistors are arranged one above the other on each sidewall. The transistors that are arranged one above the other on a sidewall are connected in series.Type: GrantFiled: January 15, 1999Date of Patent: November 30, 1999Assignee: Siemens AktiengesellschaftInventors: Hans Reisinger, Reinhard Stengl, Franz Hofmann, Wolfgang Krautschneider, Josef Willer
-
Patent number: 5959328Abstract: An electrically programmable memory cell arrangement has a plurality of individual memory cells that respectively has an MOS transistor with a gate dielectric with traps, and which are arranged in rows that run in parallel. Adjacent rows thereby respectively run in alternating fashion on the bottom of the longitudinal trenches (5) and between adjacent longitudinal trenches (5) and are insulated against one another. The memory cell arrangement can be manufactured by means of self-adjusting process steps with a surface requirement per memory cell of 2 F.sup.2 (F: minimum structural size).Type: GrantFiled: January 7, 1997Date of Patent: September 28, 1999Assignee: Siemens AktiengesellschaftInventors: Wolfgang Krautschneider, Lothar Risch, Franz Hofmann, Hans Reisinger
-
Patent number: 5943571Abstract: For manufacturing fine structures, nuclei that define the dimensions of the fine structures are formed on the surface of a substrate in a CVD process upon employment of a first process gas that contains SiH.sub.4 and GeH.sub.4 in a carrier gas. The nuclei can be employed both as a mask, for example, when etching or implanting, as will as active or passive component parts that remain in the structure, for example, as charge storages in the dielectric of an EEPROM.Type: GrantFiled: June 26, 1997Date of Patent: August 24, 1999Assignee: Siemens AktiengesellschaftInventors: Herbert Schaefer, Martin Franosch, Reinhard Stengl, Volker Lehmann, Hans Reisinger, Hermann Wendt
-
Patent number: 5882969Abstract: In a method for manufacturing an electrically writeable and erasable ad-only memory cell arrangement, by self-adjusting process steps, a read-only memory cell arrangement having memory cells that respectively comprise an MOS transistor with a floating gate is manufactured. The MOS transistors are arranged in rows that run parallel. Adjacent rows thus respectively run alternately on the bottom of longitudinal trenches and between adjacent longitudinal trenches. The control gates laterally surround the floating gates so that the memory cells on the bottom of the longitudinal trenches also comprise a coupling ratio>1. A surface requirement per memory cell of 2F.sup.2 (F minimum structural size) is achieved.Type: GrantFiled: November 11, 1997Date of Patent: March 16, 1999Assignee: Siemens AktiengesellschaftInventors: Wolfgang Krautschneider, Franz Hofmann, Hans Reisinger, Josef Willer
-
Patent number: 5500385Abstract: For manufacturing a silicon capacitor, hole openings are produced in an n-doped silicon substrate, a p.sup.+ -doped region is formed at the surface thereof and this surface is provided with a dielectric layer together with a conductive layer. The silicon substrate is thinned with an etching proceeding from the back side, this etching attacking silicon selectively to p.sup.+ -doped silicon and therefore stopping when the p.sup.+ -doped region is reached.Type: GrantFiled: May 26, 1995Date of Patent: March 19, 1996Assignee: Siemens AktiengesellschaftInventors: Hermann Wendt, Josef Willer, Hans Reisinger, Volker Lehmann
-
Patent number: 5347696Abstract: For manufacturing a multi-layer capacitor, a layer structure (2, 3, 4) is applied onto a substrate (1), said layer structure comprising conductive layers (2, 4) and dielectric layers (3) in alternation and successive conductive layers (2, 4) therein being respectively formed of one of two different materials which are selectively etchable relative to one another. Two openings (6, 8) are produced in the layer structure (2, 3, 4), whereby under-etchings (21, 41 ) are formed in the first opening (6) by selective etching of the one material and are formed in the second opening (8) by selective etching of the other material, so that only the conductive layers (2, 4) of the non-etched material respectively adjoin contacts (91, 92) introduced into the openings (6, 8).Type: GrantFiled: December 10, 1993Date of Patent: September 20, 1994Assignee: Siemens AktiengesellschaftInventors: Josef Willer, Hermann Wendt, Hans Reisinger
-
Patent number: 5262021Abstract: A method of forming holes extending perpendicular to a first surface of a workpiece comprises providing the substrate wafer of n-doped, single-crystal silicon, and then electrochemically etching the substrate wafer to form a structured layer having the desired perforations. The electrochemical etching particularly occurs in a fluoride-containing electrolyte, and the substrate wafer is connected as an electrode. If the process parameters are maintained, the electrochemical etching will produce holes having a constant, substantially uniform cross section. However, varying the process parameters can cause changes in the cross section of the hole adjacent a base of the hole so that it is possible to enlarge the hole to facilitate stripping the workpiece as a lamina from the substrate.Type: GrantFiled: January 21, 1993Date of Patent: November 16, 1993Assignee: Siemens AktiengesellschaftInventors: Volker Lehmann, Hans Reisinger