Patents by Inventor Harsh Narendrakumar Jain

Harsh Narendrakumar Jain has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 12374619
    Abstract: Microelectronic devices include a stack structure having a vertically alternating sequence of insulative structures and conductive structures arranged in tiers. A series of stadiums, within the stack structure, includes stadiums of differing numbers of staircase sets, such as a stadium having multiple parallel sets of staircases and an additional stadium having a single set of staircases. Each of the staircases includes steps, at ends of the conductive structures, with a same multi-tier riser height. In methods of fabrication, a same initial stadium opening may be concurrently formed for each of the stadiums—regardless of whether the stadium is to include the single set or the multiple parallel sets of staircases—with the steps of the same multi-tier riser height. Electronic systems are also disclosed.
    Type: Grant
    Filed: March 30, 2022
    Date of Patent: July 29, 2025
    Assignee: Micron Technology, Inc.
    Inventors: Lifang Xu, Harsh Narendrakumar Jain, Indra V. Chary, Umberto Maria Meotto, Paolo Tessariol
  • Publication number: 20250239485
    Abstract: Some embodiments include apparatuses and methods of forming the apparatuses.
    Type: Application
    Filed: January 17, 2025
    Publication date: July 24, 2025
    Inventors: Kar Wui Thong, Harsh Narendrakumar Jain, John Hopkins
  • Publication number: 20250210511
    Abstract: An electronic device comprising multilevel bitlines comprising first bitlines and second bitlines. The first bitlines and the second bitlines are positioned at different levels. Pillar contacts are electrically connected to the first bitlines and to the second bitlines. Level 1 contacts are electrically connected to the first bitlines and level 2 contacts are electrically connected to the second bitlines. A liner is between the first bitlines and the level 2 contacts. Each bitline of the first bitlines is electrically connected to a single pillar contact in a subblock adjacent to the level 1 contacts and each bitline of the second bitlines is electrically connected to a single pillar contact adjacent to the level 2 contacts. Methods of forming an electronic device and related systems are also disclosed.
    Type: Application
    Filed: February 20, 2025
    Publication date: June 26, 2025
    Inventors: Yoshiaki Fukuzumi, Harsh Narendrakumar Jain, Naveen Kaushik, Adam L. Olson, Richard J. Hill, Lars P. Heineck
  • Publication number: 20250167130
    Abstract: An electronic device comprising a multideck structure including a base stack of materials and one or more stacks of materials on the base stack of materials, at least one high aspect ratio feature in an array region in the base stack of materials and in the one or more stacks of materials, and overlay marks including an optical contrast material in or on only an upper portion of the base stack of materials in an overlay mark region of the electronic device is disclosed. The overlay mark region is laterally adjacent to the array region and the overlay marks are adjacent to at least one additional high aspect ratio feature in the base stack of materials. Additional electronic devices and memory devices are disclosed.
    Type: Application
    Filed: January 17, 2025
    Publication date: May 22, 2025
    Inventors: Rohit Kothari, Harsh Narendrakumar Jain, John D. Hopkins, Xiaosong Zhang
  • Patent number: 12278180
    Abstract: A method used in forming a memory array comprising strings of memory cells comprises forming a stack comprising vertically-alternating first tiers and second tiers having channel-material strings therein. Conductive vias are formed through insulating material that is directly above the channel-material strings. Individual of the conductive vias are directly electrically coupled to individual of the channel-material strings. After forming the conductive vias, horizontally-elongated trenches are formed into the stack to form laterally-spaced memory-block regions. Intervening material is formed in the trenches laterally-between and longitudinally-along the immediately-laterally-adjacent memory-block regions. Additional methods and structures independent of method are disclosed.
    Type: Grant
    Filed: October 21, 2021
    Date of Patent: April 15, 2025
    Inventors: Harsh Narendrakumar Jain, Shuangqiang Luo
  • Patent number: 12267997
    Abstract: A method of forming a microelectronic device including a first stack structure comprising alternating levels of insulative structures and other insulative structures, forming strings of memory cells through the first stack structure, forming a second stack structure over the first stack structure, based at least partially on observed amount of pillar bending within the first stack structure, forming a first tailored reticle specific to the observed amount of pillar bending, utilizing the first tailored reticle to form openings extending through the second stack structure and over some of the strings of memory cells, wherein centers of the openings over the strings of memory cells are at least substantially aligned with the centers of uppermost surfaces of the strings of memory cells in a direction of the observed pillar bending, and forming upper pillars extending through the second stack structure and over some of the strings of memory cells.
    Type: Grant
    Filed: December 22, 2023
    Date of Patent: April 1, 2025
    Assignee: Micron Technology, Inc.
    Inventors: Lifang Xu, Sidhartha Gupta, Kar Wui Thong, Harsh Narendrakumar Jain
  • Patent number: 12237259
    Abstract: An electronic device comprising multilevel bitlines comprising first bitlines and second bitlines. The first bitlines and the second bitlines are positioned at different levels. Pillar contacts are electrically connected to the first bitlines and to the second bitlines. Level 1 contacts are electrically connected to the first bitlines and level 2 contacts are electrically connected to the second bitlines. A liner is between the first bitlines and the level 2 contacts. Each bitline of the first bitlines is electrically connected to a single pillar contact in a subblock adjacent to the level 1 contacts and each bitline of the second bitlines is electrically connected to a single pillar contact adjacent to the level 2 contacts. Methods of forming an electronic device and related systems are also disclosed.
    Type: Grant
    Filed: July 27, 2021
    Date of Patent: February 25, 2025
    Assignee: Micron Technology, Inc.
    Inventors: Yoshiaki Fukuzumi, Harsh Narendrakumar Jain, Naveen Kaushik, Adam L. Olson, Richard J. Hill, Lars P. Heineck
  • Patent number: 12218008
    Abstract: Some embodiments include apparatuses and methods of forming the apparatuses.
    Type: Grant
    Filed: May 23, 2023
    Date of Patent: February 4, 2025
    Assignee: Micron Technology, Inc.
    Inventors: Kar Wui Thong, Harsh Narendrakumar Jain, John Hopkins
  • Publication number: 20250006655
    Abstract: Aligning pillars of a three-dimensional NAND memory assembly can include forming a first pillar and a corresponding first pillar alignment feature in at least a portion of a first substrate stack. The alignment method can include depositing a second substrate stack on the first substrate stack, covering the first pillar alignment feature and the first pillar, and depositing a first masking layer on at least a portion of the second substrate stack. Illumination light can be used to illuminate a portion of the first masking layer. A reflected portion of the illumination light can indicate a location of the first pillar alignment feature corresponding to the first pillar. Particular wavelengths of the illumination light can be blocked or filtered by the first masking layer.
    Type: Application
    Filed: June 21, 2024
    Publication date: January 2, 2025
    Inventors: Shruthi Kumara Vadivel, Harsh Narendrakumar Jain, Lance David Williamson, Kaveri Jain, Adam Lewis Olson
  • Publication number: 20240373636
    Abstract: A method of forming a microelectronic device comprises forming a preliminary stack structure over a source structure. The preliminary stack structure comprises a vertically alternating sequence of insulative material and sacrificial material arranged in preliminary tiers. The method comprises forming a staircase structure having steps comprising edges of at least some of the preliminary tiers of the preliminary stack structure, forming implant regions within exposed portions of the sacrificial material at the steps of the staircase structure, forming openings extending through the preliminary stack structure to the source structure and within a horizontal area of the staircase structure, replacing portions of the sacrificial material with conductive structures, forming strapping structures comprising conductive material, at locations vacated by the implant regions, laterally adjacent to the conductive structures at the steps of the staircase structure, and forming conductive contacts within the openings.
    Type: Application
    Filed: March 29, 2024
    Publication date: November 7, 2024
    Inventors: Matthew J. King, David H. Wells, Yiping Wang, Mojtaba Asadirad, Harsh Narendrakumar Jain
  • Publication number: 20240297124
    Abstract: A memory device can include a substrate and a first alignment mark embedded in the substrate. The first alignment mark can be configured to a reference for a patterned second masking layer which is different from a first masking layer deposited on the substrate, and onto which the second patterned masking layer is deposited. The first masking layer can be an opaque or semi-opaque sacrificial layer and a second alignment mark can comprise at least a portion of the first masking layer. A location of the second alignment mark can correspond to a particular structure location in the substrate. The patterned second masking layer can include an additional alignment mark that is spaced laterally apart from the second alignment mark and the patterned second masking layer can define one or more locations of one or more structural features in the substrate.
    Type: Application
    Filed: March 1, 2024
    Publication date: September 5, 2024
    Inventors: Shruthi Kumara Vadivel, Harsh Narendrakumar Jain, Lance David Williamson, Kaveri Jain, Adam Lewis Olson
  • Publication number: 20240258233
    Abstract: Methods, systems, and devices for staircase landing pads via rivets are described. A memory device may include a staircase region with a stack of materials that includes a set of word lines, where the set of word lines progressively decrease in length to form a staircase structure. The staircase region may additionally include a rivet that couples a first word line from the set of word lines with a conductive pillar. Additionally, the conductive pillar may traverse the stack perpendicularly to the set of word lines and may couple the first word line with supporting circuitry. In some cases, a first thickness of the first word line adjacent to the conductive pillar may be greater than a second thickness of other word lines adjacent to the conductive pillar. The staircase region may additionally include an oxide material that isolates the conductive pillar from the other word lines.
    Type: Application
    Filed: January 23, 2024
    Publication date: August 1, 2024
    Inventors: Yiping Wang, Harsh Narendrakumar Jain
  • Publication number: 20240257875
    Abstract: A method used in forming integrated circuitry comprises forming a stack comprising vertically-alternating first tiers and second tiers of different compositions relative one another. The stack extends from individual die areas to and across scribe-line area that is between immediately-adjacent of the individual die areas. A registration mark is formed in the scribe-line area. The registration mark comprises parallel first bars atop the stack having first spaces therebetween. A masking material is directly above the stack, the first bars, and the first spaces. The masking material comprises parallel second bars having second spaces therebetween. The second spaces individually have width that is less than width of individual of the second bars. Some of the masking material is spaced laterally-outward of the second bars.
    Type: Application
    Filed: January 23, 2024
    Publication date: August 1, 2024
    Applicant: Micron Technology, Inc.
    Inventors: Richard T. Housley, Quinn L. Roberts, Shruthi Kumara Vadivel, Harsh Narendrakumar Jain, Tien Minh Quan Tran, Zhen Feng Yow, Wei Deng Leong, Kah Sing Chooi, Nils Monserud
  • Publication number: 20240243072
    Abstract: A method used in forming integrated circuitry comprises forming a stack comprising vertically-alternating first tiers and second tiers. The first tiers comprise sacrificial material and the second tiers comprise non-sacrificial material that is of different composition from that of the sacrificial material. The stack extends from individual die areas to and across scribe-line area that is between immediately-adjacent of the individual die areas. The scribe-line area comprises a horizontal area in which a registration mark or an alignment mark is being fabricated. Horizontally-spaced features of the registration mark or of the alignment mark are simultaneously formed in the first tiers and the second tiers in the horizontal area and in the individual die areas. The horizontally-spaced features in the horizontal area are grouped in sections that are horizontally-separated by gaps in at least one vertical cross-section where there are less, if any, such horizontally-spaced features than are in the sections.
    Type: Application
    Filed: January 9, 2024
    Publication date: July 18, 2024
    Applicant: Micron Technology, Inc.
    Inventors: Kar Wui Thong, Harsh Narendrakumar Jain, Richard T. Housley, Manampurathu Sivaramapanicker Suresh Kumar
  • Publication number: 20240196606
    Abstract: A microelectronic device includes a stack structure comprising blocks, additional dielectric slot structures, and a further dielectric slot structure. The stack structure includes alternating tiers of conductive and insulative structures. A block comprises a stadium structure and crest regions. The stadium structure includes staircase structures having steps comprising edges of the tiers. The additional dielectric slot structures individually extend in the first direction across a first of the crest regions and at least partially into the stadium structure. The additional dielectric slot structures are separated from one another in a second direction orthogonal to the first direction and individually vertically extend through the tiers. The further dielectric slot structure extends in the second direction across a second of the crest regions. The further dielectric slot structure intersects at least one of the additional dielectric slot structures and vertically extend through the tiers.
    Type: Application
    Filed: November 17, 2023
    Publication date: June 13, 2024
    Inventors: Lifang Xu, Harsh Narendrakumar Jain, Indra V. Chary, Richard J. Hill
  • Patent number: 11961801
    Abstract: Integrated circuitry comprises two three-dimensional (3D) array regions individually comprising tiers of electronic components. A stair-step region is between the two 3D-array regions. First stair-step structures alternate with second stair-step structures along a first direction within the stair-step region. The first stair-step structures individually comprise two opposing first flights of stairs in a first vertical cross-section along the first direction. The stairs in the first flights each have multiple different-depth treads in a second vertical cross-section that is along a second direction that is orthogonal to the first direction. The second stair-step structures individually comprise two opposing second flights of stairs in the first vertical cross-section. The stairs in the second flights each have only a single one tread along the second direction. Other embodiments, including method, are disclosed.
    Type: Grant
    Filed: July 12, 2021
    Date of Patent: April 16, 2024
    Assignee: Micron Technology, Inc.
    Inventors: Lifang Xu, Indra V. Chary, David H. Wells, Harsh Narendrakumar Jain, Umberto Maria Meotto, Paolo Tessariol
  • Publication number: 20240074194
    Abstract: Some embodiments include apparatuses and methods of forming the apparatuses. One of the apparatuses includes tiers located one over another; a first staircase structure formed in the tiers; a second staircase structure formed in the tiers adjacent the first staircase structure, respective portions of conductive materials in the tiers forming a part of the first and second staircase structure and a part of respective control gates associated with memory cells; a first trench structure formed in the tiers adjacent the first staircase structure and the second staircase structure, the first trench structure including length in a direction from the first staircase structure to the second staircase structure; and a second trench structure formed in the tiers adjacent the first trench structure, the second trench structure including a length in the direction from the first staircase structure to the second staircase structure.
    Type: Application
    Filed: August 24, 2023
    Publication date: February 29, 2024
    Inventors: Shruthi Kumara Vadivel, Harsh Narendrakumar Jain, Richard T. Housley, Zhenxing Han, Scott L. Light, Qinglin Zeng, Hsiao-Kuan Yuan, Jordan Chess, Xiaosong Zhang
  • Publication number: 20240071930
    Abstract: A microelectronic device comprises a first deck structure comprising alternating conductive structures and insulating structures arranged in tiers, each of the tiers individually comprising one of the conductive structures and one of the insulating structures, a second deck structure vertically overlying the first deck structure and comprising additional tiers of the conductive structures and insulative structures, a staircase structure within the first deck structure and having steps comprising edges of the tiers, a dielectric material covering the steps of the staircase structure and extending through the first deck structure, and a liner material interposed between the steps of the staircase structure and terminating at an interdeck region between the first deck structure and the second deck structure. Related microelectronic devices, electronic systems, and methods are also described.
    Type: Application
    Filed: November 8, 2023
    Publication date: February 29, 2024
    Inventor: Harsh Narendrakumar Jain
  • Publication number: 20240029794
    Abstract: A method used in forming memory circuitry comprises forming a stack comprising vertically-alternating first tiers and second tiers. The stack extends from a memory-array region into a stair-step region. The first tiers are conductive and the second tiers are insulative at least in a finished-circuitry construction. A first layer of imageable resist is exposed to actinic radiation and developed to form a first opening there-through in the stair-step region. The developed first layer is used in a plurality of alternating etching and lateral-trimming steps that widens the first opening and forms two opposing flights of stairs in the stack in the stair-step region. A second layer of imageable resist is formed directly above the two opposing flights of stairs. The second layer is exposed to actinic radiation and developed to form a second opening there-through. The second opening exposes all of the stairs of one of the two opposing flights.
    Type: Application
    Filed: July 19, 2022
    Publication date: January 25, 2024
    Applicant: Micron Technology, Inc.
    Inventors: Lifang Xu, Anna Maria Conti, Harsh Narendrakumar Jain, H. Montgomery Manning
  • Publication number: 20240029795
    Abstract: Memory circuitry comprising strings of memory cells comprises channel-material strings of memory cells extending through insulative tiers and conductive tiers in a memory-array region. The insulative and conductive tiers extend from the memory-array region into a stair-step region. A plurality of stair-step structures is in the stair-step region. The stair-step structures individually comprise two opposing flights of stairs. The stair-step structures comprise an SGD stair-step structure and non-SGD stair-step structures. At least one of the non-SGD stair-step structures has less total stairs than are in individual of multiple others of the non-SGD stair-step structures. Other embodiments, including method, are disclosed.
    Type: Application
    Filed: July 19, 2022
    Publication date: January 25, 2024
    Applicant: Micron Technology, Inc.
    Inventors: Anna Maria Conti, Lifang Xu, Harsh Narendrakumar Jain