Patents by Inventor Harsono Simka
Harsono Simka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11978668Abstract: Integrated circuit devices including a via and methods of forming the same are provided. The methods may include forming a conductive wire structure on a substrate. The conductive wire structure may include a first insulating layer and a conductive wire stack in the first insulating layer, and the conductive wire stack may include a conductive wire and a mask layer stacked on the substrate. The method may also include forming a recess in the first insulating layer by removing the mask layer, the recess exposing the conductive wire, forming an etch stop layer and then a second insulating layer on the first insulating layer and in the recess of the first insulating layer, and forming a conductive via extending through the second insulating layer and the etch stop layer and contacting the conductive wire.Type: GrantFiled: December 9, 2021Date of Patent: May 7, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Ming He, Harsono Simka, Anthony Dongick Lee, Seowoo Nam, Sang Hoon Ahn
-
Publication number: 20240047456Abstract: Provided is a three-dimensionally stacked field-effect transistor (3DSFET) device which includes: a 1st lower source/drain region and a 2nd lower source/drain region connected to each other through a 1st lower channel structure controlled by a 1st gate structure; and a 1st upper source/drain region and a 2nd upper source/drain regions, respectively above the 1st lower source/drain region and the 2nd lower source/drain region, and connected to each other through a 1st upper channel structure controlled by the 1st gate structure, wherein the 2nd lower source/drain region and the 2nd upper source/drain region form a PN junction therebetween.Type: ApplicationFiled: November 9, 2022Publication date: February 8, 2024Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ming HE, Mehdi SAREMI, Rebecca PARK, Muhammed AHOSAN UL KARIM, Harsono SIMKA, Sungil PARK, Myungil KANG, Kyungho KIM, Doyoung CHOI, JaeHyun PARK
-
Publication number: 20240047539Abstract: Provided is a three-dimensionally stacked field-effect transistor (3DSFET) device which includes: a lower source/drain region of a 1st polarity type connected to a lower channel structure; an upper source/drain region of a 2nd polarity type, connected to an upper channel structure, above the lower source/drain region; and a PN junction structure, between the lower source/drain region and the upper source/drain region, configured to electrically isolate the upper source/drain region from the lower source/drain region, wherein the PN junction structure includes a 1st region of the 1st polarity type and a 2nd region of the 2nd polarity type.Type: ApplicationFiled: November 9, 2022Publication date: February 8, 2024Applicant: Samsung Electronics Co., Ltd.Inventors: Ming He, Mehdi Saremi, Rebecca Park, Muhammed Ahosan Ul Karim, Harsono Simka, Sungil Park, Myungil Kang, Kyungho Kim, Doyoung Choi, JaeHyun Park
-
Publication number: 20230317513Abstract: A method and electronic device are provided. The electronic device includes a first dielectric layer; a metal patterned in the first dielectric layer; a second dielectric layer deposited on the first dielectric layer; and a metal via deposited in a channel in the second dielectric layer, the metal via being in contact with the patterned metal in the first dielectric layer. The channel is formed by removing at least a portion of a nanowall formed on the metal in the first dielectric layer.Type: ApplicationFiled: June 9, 2023Publication date: October 5, 2023Inventors: Ming HE, Harsono SIMKA, Rebecca PARK
-
Patent number: 11705363Abstract: A method and electronic device are provided. The method includes patterning a metal in a first dielectric layer, depositing a first metal layer over the patterned metal, forming a nanowall under the first metal layer such that the nanowall is in contact with the patterned metal in the first dielectric layer, depositing a second dielectric layer on the first dielectric layer, removing at least a portion of the nanowall, thereby forming a channel in the second dielectric layer, and depositing a metal via in the channel such that the metal via is in contact with the patterned metal in the first dielectric layer.Type: GrantFiled: May 21, 2021Date of Patent: July 18, 2023Inventors: Ming He, Harsono Simka, Rebecca Park
-
Publication number: 20230178420Abstract: Methods of forming transistor devices are provided. A method of forming a transistor device includes providing a nanosheet stack that includes a plurality of nanosheets on a substrate. A sacrificial layer is between the nanosheet stack and the substrate. The method includes removing the sacrificial layer to form an opening between the nanosheet stack and the substrate. The method includes forming a gate spacer and an isolation region by forming an insulating material on the nanosheet stack and in the opening, respectively. Related transistor devices are also provided.Type: ApplicationFiled: February 24, 2022Publication date: June 8, 2023Inventors: Ming He, JaeHyun Park, Chihak Ahn, Mehdi Saremi, Rebecca Park, Harsono Simka, Daewon Ha
-
Publication number: 20230178440Abstract: Integrated circuit devices and methods of forming the integrated circuit device are provided. The methods may include providing a preliminary transistor stack including an upper sacrificial layer on a substrate, an upper active region between the substrate and the upper sacrificial layer, a lower sacrificial layer between the substrate and the upper active region, and a lower active region between the substrate and the lower sacrificial layer. The methods may further include forming lower source/drain regions on respective opposing side surfaces of the lower active region, forming a preliminary capping layer on a first lower source/drain region of the lower source/drain regions, the preliminary capping layer including a semiconductor material, converting the preliminary capping layer to a capping layer that includes an insulating material, and forming upper source/drain regions on respective opposing side surfaces of the upper active region.Type: ApplicationFiled: February 22, 2022Publication date: June 8, 2023Inventors: MING HE, Jaehyun Park, Mehdi Saremi, Rebecca Park, Harsono Simka, Daewon Ha
-
Publication number: 20230175133Abstract: Described are low resistivity metal layers/films, such as low resistivity ruthenium (Ru) layers/films, and methods of forming low resistivity metal films. Ru layers/films with close-to-bulk resistivity can be prepared on substrates using Ru(CpEt)2 + O2 ALD, as well as a two-step ALD process using Ru(DMBD)(CO)3 + TBA (tertiary butyl amine) to nucleate the substrate and Ru(EtCp)2 + O2 to increase layer/film thickness. The Ru layer/films and methods of preparing Ru layers/films described herein may be suitable for use in barrierless via-fills, as well as at M0/M1 interconnect layers.Type: ApplicationFiled: December 6, 2022Publication date: June 8, 2023Inventors: Andrew Kummel, Michael Breeden, Victor Wang, Ravindra Kanjolia, Mansour Moinpour, Harsono Simka
-
Publication number: 20230086084Abstract: Transistor devices are provided. A transistor device includes a substrate. The transistor device includes a lower transistor having a lower gate and a lower channel region on the substrate. The transistor device includes an upper transistor having an upper gate and an upper channel region. The lower transistor is between the upper transistor and the substrate. The transistor device includes an isolation region that separates the lower channel region of the lower transistor from the upper channel region of the upper transistor. Moreover, the lower gate of the lower transistor contacts the upper gate of the upper transistor. Related methods of forming a transistor device are also provided.Type: ApplicationFiled: December 17, 2021Publication date: March 23, 2023Inventors: Seungchan Yun, Inchan Hwang, Gunho Jo, Jeonghyuk Yim, Byounghak Hong, Kang-ill Seo, Ming He, JaeHyun Park, Mehdi Saremi, Rebecca Park, Harsono Simka, Daewon Ha
-
Publication number: 20230074982Abstract: Integrated circuit devices including a via and methods of forming the same are provided. The methods may include forming a conductive wire structure on a substrate. The conductive wire structure may include a first insulating layer and a conductive wire stack in the first insulating layer, and the conductive wire stack may include a conductive wire and a mask layer stacked on the substrate. The method may also include forming a recess in the first insulating layer by removing the mask layer, the recess exposing the conductive wire, forming an etch stop layer and then a second insulating layer on the first insulating layer and in the recess of the first insulating layer, and forming a conductive via extending through the second insulating layer and the etch stop layer and contacting the conductive wire.Type: ApplicationFiled: December 9, 2021Publication date: March 9, 2023Inventors: MING HE, HARSONO SIMKA, ANTHONY DONGICK LEE, SEOWOO NAM, SANG HOON AHN
-
Publication number: 20220301924Abstract: A method and electronic device are provided. The method includes patterning a metal in a first dielectric layer, depositing a first metal layer over the patterned metal, forming a nanowall under the first metal layer such that the nanowall is in contact with the patterned metal in the first dielectric layer, depositing a second dielectric layer on the first dielectric layer, removing at least a portion of the nanowall, thereby forming a channel in the second dielectric layer, and depositing a metal via in the channel such that the metal via is in contact with the patterned metal in the first dielectric layer.Type: ApplicationFiled: May 21, 2021Publication date: September 22, 2022Inventors: Ming HE, Harsono SIMKA, Rebecca PARK
-
Patent number: 11289419Abstract: A method of manufacturing metallic interconnects for an integrated circuit includes forming an interconnect layout including at least one line including a non-diffusing material, forming a diffusing barrier layer on the line, forming an opening extending completely through the diffusing barrier layer and exposing a portion of the line, depositing a diffusing layer on the diffusing barrier layer such that a portion of the diffusing layer contacts the portion of the line, and thermally reacting the diffusing layer to form the metallic interconnects. Thermally reacting the diffusing layer chemically diffuses a material of the diffusing layer into the at least one line and causes at least one crystalline grain to grow along a length of the at least one line from at least one nucleation site defined at an interface between the portions of the diffusing layer and the line.Type: GrantFiled: July 29, 2020Date of Patent: March 29, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Jorge A. Kittl, Ganesh Hegde, Harsono Simka
-
Patent number: 10957579Abstract: Integrated circuit devices and methods of forming the same are provided. The methods of forming an integrated circuit device may include forming a first insulating layer and a first conductive layer on a substrate and selectively forming a second insulating layer on the first insulating layer. The first insulating layer may include a recess, and the first conductive layer may be in the recess of the first insulating layer. The second insulating layer may include a first opening exposing a surface of the first conductive layer. The methods may also include forming a third insulating layer on the second insulating layer and the first conductive layer, forming a second opening extending through the third insulating layer and exposing the first conductive layer, and forming a second conductive layer in the second opening.Type: GrantFiled: August 2, 2019Date of Patent: March 23, 2021Inventors: Yung Bae Kim, Harsono Simka, Jong Hyun Lee
-
Publication number: 20200357740Abstract: A method of manufacturing metallic interconnects for an integrated circuit includes forming an interconnect layout including at least one line including a non-diffusing material, forming a diffusing barrier layer on the line, forming an opening extending completely through the diffusing barrier layer and exposing a portion of the line, depositing a diffusing layer on the diffusing barrier layer such that a portion of the diffusing layer contacts the portion of the line, and thermally reacting the diffusing layer to form the metallic interconnects. Thermally reacting the diffusing layer chemically diffuses a material of the diffusing layer into the at least one line and causes at least one crystalline grain to grow along a length of the at least one line from at least one nucleation site defined at an interface between the portions of the diffusing layer and the line.Type: ApplicationFiled: July 29, 2020Publication date: November 12, 2020Inventors: Jorge A. Kittl, Ganesh Hegde, Harsono Simka
-
Patent number: 10825723Abstract: In a method of making a semiconductor device, the method includes: forming a first conductive layer over a substrate; forming an insulating layer on the first conductive layer; forming a via through the insulating layer to expose the first conductive layer; forming a self-assembled monolayer (SAM) over a bottom of the via; forming a barrier layer at a sidewall of the via; removing the SAM over the bottom of the via; and forming a second conductive layer over the barrier layer and the bottom of the via such that the first conductive layer is electrically connected to the second conductive layer without the barrier layer between the first conductive layer and the second conductive layer at the bottom of the via.Type: GrantFiled: February 22, 2019Date of Patent: November 3, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Joon Goo Hong, Harsono Simka, Mark Stephen Rodder
-
Patent number: 10763207Abstract: A method of manufacturing metallic interconnects for an integrated circuit includes forming an interconnect layout including at least one line including a non-diffusing material, forming a diffusing barrier layer on the line, forming an opening extending completely through the diffusing barrier layer and exposing a portion of the line, depositing a diffusing layer on the diffusing barrier layer such that a portion of the diffusing layer contacts the portion of the line, and thermally reacting the diffusing layer to form the metallic interconnects. Thermally reacting the diffusing layer chemically diffuses a material of the diffusing layer into the at least one line and causes at least one crystalline grain to grow along a length of the at least one line from at least one nucleation site defined at an interface between the portions of the diffusing layer and the line.Type: GrantFiled: March 28, 2018Date of Patent: September 1, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Jorge A. Kittl, Ganesh Hegde, Harsono Simka
-
Publication number: 20200144103Abstract: Integrated circuit devices and methods of forming the same are provided. The methods of forming an integrated circuit device may include forming a first insulating layer and a first conductive layer on a substrate and selectively forming a second insulating layer on the first insulating layer. The first insulating layer may include a recess, and the first conductive layer may be in the recess of the first insulating layer. The second insulating layer may include a first opening exposing a surface of the first conductive layer. The methods may also include forming a third insulating layer on the second insulating layer and the first conductive layer, forming a second opening extending through the third insulating layer and exposing the first conductive layer, and forming a second conductive layer in the second opening.Type: ApplicationFiled: August 2, 2019Publication date: May 7, 2020Inventors: Yung Bae Kim, Harsono Simka, Jong Hyun Lee
-
Publication number: 20200135549Abstract: In a method of making a semiconductor device, the method includes: forming a first conductive layer over a substrate; forming an insulating layer on the first conductive layer; forming a via through the insulating layer to expose the first conductive layer; forming a self-assembled monolayer (SAM) over a bottom of the via; forming a barrier layer at a sidewall of the via; removing the SAM over the bottom of the via; and forming a second conductive layer over the barrier layer and the bottom of the via such that the first conductive layer is electrically connected to the second conductive layer without the barrier layer between the first conductive layer and the second conductive layer at the bottom of the via.Type: ApplicationFiled: February 22, 2019Publication date: April 30, 2020Inventors: Joon Goo Hong, Harsono Simka, Mark Stephen Rodder
-
Publication number: 20190157200Abstract: A method of manufacturing metallic interconnects for an integrated circuit includes forming an interconnect layout including at least one line including a non-diffusing material, forming a diffusing barrier layer on the line, forming an opening extending completely through the diffusing barrier layer and exposing a portion of the line, depositing a diffusing layer on the diffusing barrier layer such that a portion of the diffusing layer contacts the portion of the line, and thermally reacting the diffusing layer to form the metallic interconnects. Thermally reacting the diffusing layer chemically diffuses a material of the diffusing layer into the at least one line and causes at least one crystalline grain to grow along a length of the at least one line from at least one nucleation site defined at an interface between the portions of the diffusing layer and the line.Type: ApplicationFiled: March 28, 2018Publication date: May 23, 2019Inventors: Jorge A. Kittl, Ganesh Hegde, Harsono Simka
-
Patent number: 7851360Abstract: Organometallic precursors and methods for deposition on a substrate in seed/barrier applications are herein disclosed. In some embodiments, the organometallic precursor is a ruthenium-containing, tantalum-containing precursor or combination thereof and may be deposited by atomic layer deposition, chemical vapor deposition and/or physical vapor deposition.Type: GrantFiled: February 14, 2007Date of Patent: December 14, 2010Assignee: Intel CorporationInventors: Juan Dominguez, Adrien Lavoie, John Plombon, Joseph Han, Harsono Simka, David Thompson, John Peck