Patents by Inventor Hee-Jung Yang
Hee-Jung Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9281369Abstract: A semiconductor device and a method for manufacturing the same are disclosed, which can form a gate electrode material only in a recess of a buried gate cell structure, improve a Gate Induced Drain Leakage (GIDL) of a gate electrode material and a junction (i.e., drain region), prevent the gate electrode material from overlapping with the junction (i.e., drain region), and adjust the depth of junction, thereby improving channel resistance. The method for manufacturing a semiconductor device includes forming a device isolation region defining an active region over a semiconductor substrate, burying a gate electrode material in the semiconductor substrate, forming a gate electrode pattern by etching the gate electrode material, wherein the gate electrode pattern is formed at sidewalls of the active region including a source region, and forming a capping layer in the exposed active region.Type: GrantFiled: March 24, 2015Date of Patent: March 8, 2016Assignee: SK HYNIX INC.Inventor: Hee Jung Yang
-
Patent number: 9276016Abstract: An array substrate including: a gate barrier layer on a substrate; a gate line on the gate barrier layer, the gate line having a gate open portion exposing the gate barrier layer in a gate electrode region; a gate insulating layer on the gate line; an active layer on the gate insulating layer over the gate barrier layer in the gate electrode region; and source and drain electrodes spaced apart from each other on the active layer.Type: GrantFiled: November 17, 2014Date of Patent: March 1, 2016Assignee: LG Display Co., Ltd.Inventors: Hee-Jung Yang, Dong-Sun Kim, Won-Joon Ho, A-Ra Kim
-
Publication number: 20150200263Abstract: A semiconductor device and a method for manufacturing the same are disclosed, which can form a gate electrode material only in a recess of a buried gate cell structure, improve a Gate Induced Drain Leakage (GIDL) of a gate electrode material and a junction (i.e., drain region), prevent the gate electrode material from overlapping with the junction (i.e., drain region), and adjust the depth of junction, thereby improving channel resistance. The method for manufacturing a semiconductor device includes forming a device isolation region defining an active region over a semiconductor substrate, burying a gate electrode material in the semiconductor substrate, forming a gate electrode pattern by etching the gate electrode material, wherein the gate electrode pattern is formed at sidewalls of the active region including a source region, and forming a capping layer in the exposed active region.Type: ApplicationFiled: March 24, 2015Publication date: July 16, 2015Inventor: Hee Jung YANG
-
Publication number: 20150144942Abstract: An oxide thin film transistor (TFT) includes an oxide semiconductor layer including a first semiconductor layer and a second semiconductor layer on the first semiconductor layer; a gate insulating layer on the oxide semiconductor layer; a gate electrode on the gate insulating layer; an interlayer insulating layer on the gate electrode; and a source electrode and a drain electrode on the interlayer insulating layer and contacting the oxide semiconductor layer, wherein a first reflectance of the first semiconductor layer is greater than a second semiconductor layer.Type: ApplicationFiled: October 29, 2014Publication date: May 28, 2015Applicant: LG Display Co., Ltd.Inventors: Hee-Jung YANG, Won-Joon HO, A-Ra KIM
-
Publication number: 20150144944Abstract: An array substrate including: a gate barrier layer on a substrate; a gate line on the gate barrier layer, the gate line having a gate open portion exposing the gate barrier layer in a gate electrode region; a gate insulating layer on the gate line; an active layer on the gate insulating layer over the gate barrier layer in the gate electrode region; and source and drain electrodes spaced apart from each other on the active layer.Type: ApplicationFiled: November 17, 2014Publication date: May 28, 2015Inventors: Hee-Jung YANG, Dong-Sun KIM, Won-Joon HO, A-Ra KIM
-
Patent number: 9018695Abstract: A semiconductor device and a method for manufacturing the same are disclosed, which can form a gate electrode material only in a recess of a buried gate cell structure, improve a Gate Induced Drain Leakage (GIDL) of a gate electrode material and a junction (i.e., drain region), prevent the gate electrode material from overlapping with the junction (i.e., drain region), and adjust the depth of junction, thereby improving channel resistance. The method for manufacturing a semiconductor device includes forming a device isolation region defining an active region over a semiconductor substrate, burying a gate electrode material in the semiconductor substrate, forming a gate electrode pattern by etching the gate electrode material, wherein the gate electrode pattern is formed at sidewalls of the active region including a source region, and forming a capping layer in the exposed active region.Type: GrantFiled: December 29, 2010Date of Patent: April 28, 2015Assignee: Hynix Semiconductor Inc.Inventor: Hee Jung Yang
-
Patent number: 9001299Abstract: A low-resistance wiring structure and a liquid crystal display are disclosed. The liquid crystal display includes a first substrate; a thin film transistor (TFT) formed on the first substrate and formed of a gate wiring, a data wiring and a semiconductor layer; and a second substrate attached to the first substrate in a facing manner, wherein at least one of the gate wiring and the data wiring is formed as a first wiring made of copper, a second wiring made of a barrier metal preventing spreading of copper, and a metal oxide film pattern formed between the first and second wirings. A MO/Cu wiring structure is implemented by using pure molybdenum, so that the low-resistance wiring structure with high reliability can be formed at a low cost.Type: GrantFiled: December 17, 2008Date of Patent: April 7, 2015Assignee: LG Display Co., Ltd.Inventors: Hee-Jung Yang, Gyu-Won Han
-
Publication number: 20140120658Abstract: A method of fabrication an array substrate includes forming an oxide semiconductor layer on a substrate; sequentially forming a gate insulating layer and a gate electrode corresponding to a central portion of the oxide semiconductor layer; forming source and drain areas having conductive properties in the oxide semiconductor layer by performing hydrogen plasma treatment; forming barrier layers on the source and drain areas, the barrier layer having a first thickness; forming an inter insulating layer on the gate electrode and having first contact holes that expose the barrier layers; and forming source and drain electrodes on the inter insulating layer and contacting the barrier layers through the first contact holes, respectively.Type: ApplicationFiled: October 23, 2013Publication date: May 1, 2014Applicant: LG DISPLAY CO., LTD.Inventors: Hee-Jung YANG, Hyung-Tae KIM, Jae-Young JEONG, Gyu-Won HAN, Dong-Sun KIM, Won-Joon HO
-
Patent number: 8470702Abstract: The present invention relates to a semiconductor device, which includes a junction region formed in an active area of a semiconductor substrate; a trench defining a buried gate predetermined area within the semiconductor substrate; a gate electrode buried in an lower portion of the trench; an ion implantation region formed in a sidewall of the trench; and a capping insulation layer formed in an upper portion of the gate electrode.Type: GrantFiled: September 14, 2012Date of Patent: June 25, 2013Assignee: Hynix Semiconductor IncInventor: Hee Jung Yang
-
Patent number: 8415733Abstract: A semiconductor memory device has an asymmetric buried gate structure with a stepped top surface and a method for fabricating the same. The method for fabricating the semiconductor memory device includes: etching a predetermined region of a semiconductor substrate to form an isolation layer defining an active region; forming a recess within the active region; forming a metal layer filling the recess; asymmetrically etching the metal layer to form an asymmetric gate having a stepped top surface at a predetermined portion of the recess; and forming a capping oxide layer filling a remaining portion of the recess where the asymmetric gate is not formed, thereby obtaining an asymmetric buried gate including the asymmetric gate and the capping oxide layer.Type: GrantFiled: December 30, 2009Date of Patent: April 9, 2013Assignee: Hynix Semiconductor Inc.Inventor: Hee Jung Yang
-
Patent number: 8384869Abstract: Disclosed is an LCD device comprising: a substrate; gate and data lines intersecting each other on the substrate; a thin film transistor at the intersection of the gate and data lines; a pixel electrode electrically connected with the thin film transistor; a common electrode forming an electric field with the pixel electrode; and a reflection control layer on at least one of the pixel electrode and common electrode. At this time, at least one electrode of the pixel electrode and common electrode is formed of the opaque metal material, to thereby improve black luminance and contrast ratio. Simultaneously, the reflection control layer is formed on the at least one electrode of the opaque metal material so that it is possible to adjust the reflectivity of external light, and to prevent the problem of rainbow-colored image.Type: GrantFiled: December 29, 2010Date of Patent: February 26, 2013Assignee: LG Display Co., Ltd.Inventors: Hee Jung Yang, Gyu Won Han, Jae Min Lee, Won Joon Ho, Hoon Ki Chang, Byeong Seo Kim
-
Publication number: 20130005130Abstract: The present invention relates to a semiconductor device, which includes a junction region formed in an active area of a semiconductor substrate; a trench defining a buried gate predetermined area within the semiconductor substrate; a gate electrode buried in an lower portion of the trench; an ion implantation region formed in a sidewall of the trench; and a capping insulation layer formed in an upper portion of the gate electrode.Type: ApplicationFiled: September 14, 2012Publication date: January 3, 2013Applicant: Hynix Semiconductor Inc.Inventor: Hee Jung YANG
-
Patent number: 8288801Abstract: The present invention relates to a semiconductor device, which includes a junction region formed in an active area of a semiconductor substrate; a trench defining a buried gate predetermined area within the semiconductor substrate; a gate electrode buried in an lower portion of the trench; an ion implantation region formed in a sidewall of the trench; and a capping insulation layer formed in an upper portion of the gate electrode.Type: GrantFiled: July 9, 2010Date of Patent: October 16, 2012Assignee: Hynix Semiconductor Inc.Inventor: Hee Jung Yang
-
Patent number: 8278208Abstract: A semiconductor device includes a first plug formed on a semiconductor substrate and exposed on side and upper surfaces of an upper part thereof and a second plug formed on the first plug to contact the exposed side and upper surfaces of the upper part of the first plug.Type: GrantFiled: January 12, 2012Date of Patent: October 2, 2012Assignee: Hynix Semiconductor Inc.Inventor: Hee Jung Yang
-
Publication number: 20120119285Abstract: A semiconductor device and a method for manufacturing the same are disclosed, which can form a gate electrode material only in a recess of a buried gate cell structure, improve a Gate Induced Drain Leakage (GIDL) of a gate electrode material and a junction (i.e., drain region), prevent the gate electrode material from overlapping with the junction (i.e., drain region), and adjust the depth of junction, thereby improving channel resistance. The method for manufacturing a semiconductor device includes forming a device isolation region defining an active region over a semiconductor substrate, burying a gate electrode material in the semiconductor substrate, forming a gate electrode pattern by etching the gate electrode material, wherein the gate electrode pattern is formed at sidewalls of the active region including a source region, and forming a capping layer in the exposed active region.Type: ApplicationFiled: December 29, 2010Publication date: May 17, 2012Applicant: Hynix Semiconductor Inc.Inventor: Hee Jung YANG
-
Patent number: 8178973Abstract: The present invention relates to a copper wire in a semiconductor device in which a barrier layer is formed for improving adhesion of a copper wire without any additional fabricating step; a method for fabricating the same, and a flat panel display device with the same. The copper wire includes a barrier layer formed on an underlying structure, and a copper conductive layer on the barrier layer, wherein the barrier layer includes at least one of a Cu2O layer and a CuOxNy layer.Type: GrantFiled: December 12, 2008Date of Patent: May 15, 2012Assignee: LG Display Co., Ltd.Inventors: Gyu Won Han, Dong Sun Kim, Won Joon Ho, Hee Jung Yang
-
Publication number: 20120115320Abstract: A semiconductor device includes a first plug formed on a semiconductor substrate and exposed on side and upper surfaces of an upper part thereof and a second plug formed on the first plug to contact the exposed side and upper surfaces of the upper part of the first plug.Type: ApplicationFiled: January 12, 2012Publication date: May 10, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Hee Jung YANG
-
Publication number: 20120057116Abstract: Disclosed is an LCD device comprising: a substrate; gate and data lines intersecting each other on the substrate; a thin film transistor at the intersection of the gate and data lines; a pixel electrode electrically connected with the thin film transistor; a common electrode forming an electric field with the pixel electrode; and a reflection control layer on at least one of the pixel electrode and common electrode. At this time, at least one electrode of the pixel electrode and common electrode is formed of the opaque metal material, to thereby improve black luminance and contrast ratio. Simultaneously, the reflection control layer is formed on the at least one electrode of the opaque metal material so that it is possible to adjust the reflectivity of external light, and to prevent the problem of rainbow-colored image.Type: ApplicationFiled: December 29, 2010Publication date: March 8, 2012Inventors: Hee Jung Yang, Gyu Won Han, Jae Min Lee, Won Joon Ho, Hoon Ki Chang, Byeong Seo Kim
-
Patent number: 8120185Abstract: A semiconductor device includes a first plug formed on a semiconductor substrate and exposed on side and upper surfaces of an upper part thereof and a second plug formed on the first plug to contact the exposed side and upper surfaces of the upper part of the first plug.Type: GrantFiled: March 26, 2009Date of Patent: February 21, 2012Assignee: Hynix Semiconductor Inc.Inventor: Hee Jung Yang
-
Patent number: 8049854Abstract: A liquid crystal display (LCD) device having an array substrate with a top gate type TFT includes a first transparent metal layer deposited to enhance the adhesion between a data metal layer and an insulating substrate before a data metal deposition, and a second transparent metal layer deposited to enhance the adhesion between a gate metal layer and an insulating substrate before a gate metal deposition. The LCD device having the array substrate with a top gate type TFT can be fabricated with a reduced number of masking or sputtering processes, thereby reducing the fabrication time of the LCD device and increasing the yield of the LCD device.Type: GrantFiled: October 18, 2010Date of Patent: November 1, 2011Assignee: LG Display Co., Ltd.Inventor: Hee Jung Yang