Patents by Inventor Henry Chin
Henry Chin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12154635Abstract: A memory device that includes a plurality of memory cells arranged in an array is provided. A control circuitry is configured to program a single bit of data in each memory cell of the plurality of memory cells. The control circuitry is further configured to program a first set of memory cells of the plurality of memory cells using a first programming operation that includes a single programming pulse and no verify pulse and program a second set of memory cells of the plurality of memory cells using a second programming operation that includes at least one programming loop with a programming pulse and a verify pulse.Type: GrantFiled: August 24, 2021Date of Patent: November 26, 2024Inventors: Yu-Chung Lien, Henry Chin, Erika Penzo
-
Publication number: 20240385769Abstract: A memory device includes a memory block including a plurality of memory cells and control circuitry configured to perform a dummy read operation to transition memory cells of the memory block from a first read condition to a second read condition. To perform the dummy read operation, the control circuitry is configured to, subsequent to performing a programming operation on a selected word line and prior to performing a programming operation on a next word line, supply a first voltage pulse to bias the selected word line and previously programmed word lines in the memory block, and, while supplying the first voltage pulse, supply a second voltage pulse to bias unprogrammed word lines in the memory block including the next word line. The second voltage pulse has a lower magnitude than the first voltage pulse.Type: ApplicationFiled: August 4, 2023Publication date: November 21, 2024Applicant: Western Digital Technologies, Inc.Inventors: Yanwei He, Henry Chin, Shota Murai
-
Patent number: 12057161Abstract: The memory device includes a plurality of memory blocks that can individually operate in either a multi-bit per memory cell mode or a single-bit per memory cell mode. Certain voltage parameters during programming and reading are shared between these two operating modes, and certain voltage parameters are unique to each operating mode. One unique voltage parameter is a pass voltage VREADK that is applied to word lines adjacent a selected word line being read. Another unique voltage parameter is a VSGD voltage that is applied to a select gate drain transistor during programming. Yet another unique voltage parameter is an inhibit voltage that is applied to a bit line coupled with a memory cell being inhibited from programming while other memory cells are programmed.Type: GrantFiled: June 23, 2022Date of Patent: August 6, 2024Assignee: SanDisk Technologies LLCInventors: Wei Zhao, Dong-II Moon, Erika Penzo, Henry Chin
-
Patent number: 12051467Abstract: A storage device including control circuitry, communicatively coupled to a non-volatile memory, configured to perform a programming operation to program a set of memory cells. The control circuitry, when performing the programming operation, may be configured to apply a set of biased program voltages to lines connecting to respective memory cells in an array. The set of biased program voltages may have values that are based on positions of the respective memory cells within the array relative to an outer memory string group of a set of memory string groups.Type: GrantFiled: June 4, 2020Date of Patent: July 30, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Huai-Yuan Tseng, Henry Chin, Deepanshu Dutta
-
Publication number: 20240221803Abstract: An apparatus includes control circuits configured to connect to a plurality of non-volatile memory cells. The control circuits are configured to receive a read command directed to at least one logical page of data during a program operation to store the at least one logical page of data in a plurality of non-volatile memory cells. The control circuits are further configured to stop the program operation at an intermediate stage of programming, read the plurality of non-volatile memory cells at the intermediate stage to obtain first partial data of at least one logical page and obtain the at least one logical page of data by combining the first partial data with second partial data of the at least one logical page stored in data latches.Type: ApplicationFiled: July 27, 2023Publication date: July 4, 2024Applicant: SanDisk Technologies LLCInventors: Hua-Ling Cynthia Hsu, Victor Avila, Henry Chin
-
WORD LINE-DEPENDENT WORD LINE AND CHANNEL READ SETUP TIME IN FIRST READ STATE OF NON-VOLATILE MEMORY
Publication number: 20240212737Abstract: A memory apparatus and method of operation are provided. The apparatus includes memory cells connected to word lines and disposed in memory holes each comprising a channel. The memory cells retain a threshold voltage and are operable in one of a first read condition in which a word line voltage of the word lines is discharged and a second read condition in which the word line voltage of the word lines is coupled up to a residual voltage level. A control means is configured to apply a predetermined refresh read voltage to the word lines at predetermined intervals of time during a refresh read operation to maintain the memory cells in the second read condition. The control means also adjusts a read setup time in which the word lines are ramped up and the channel is discharged during a read operation based on occurrences of the refresh read operation.Type: ApplicationFiled: July 17, 2023Publication date: June 27, 2024Applicant: SanDisk Technologies LLCInventors: Dong-il Moon, Erika Penzo, Henry Chin -
Publication number: 20240185943Abstract: A memory apparatus and operating method are provided. The apparatus includes memory cells configured to retain a threshold voltage. A control means is configured to read the memory cells using a primary set of read level offsets and determine a value of an error metric for each of the primary set of read level offsets. The control means reads the memory cells using a secondary set of read level offsets based on the value of the error metric for each of the read level offsets of the primary set and determines the value of the error metric for each of the secondary set of read level offsets. The control means is also configured to read the memory cells at an optimum read level determined based on analysis of the value of the error metric for each of the read level offsets of both the primary set and the secondary set.Type: ApplicationFiled: July 7, 2023Publication date: June 6, 2024Applicant: Western Digital Technologies, Inc.Inventors: Salil Kale, Vishwanath Basavaegowda Shanthakumar, Qing Li, Henry Chin
-
Patent number: 11972804Abstract: The memory device includes a memory block with an array of memory cells. The memory device also includes control circuitry that is in communication with the memory cells. The control circuitry is configured to program a group of the memory cells in a programming operation that does not include verify to obtain a natural threshold voltage (nVt) distribution, calculate an nVt width of the nVt distribution, compare the nVt width to a threshold, and identify the memory block as being vulnerable to cross-temperature read errors in response to the nVt width exceeding the threshold.Type: GrantFiled: June 22, 2022Date of Patent: April 30, 2024Assignee: SanDisk Technologies, LLCInventors: Xuan Tian, Henry Chin, Liang Li, Vincent Yin, Wei Zhao, Tony Zou
-
Patent number: 11972810Abstract: A memory apparatus and method of operation are provided. The apparatus includes memory cells connected word lines. The memory cells are disposed in strings and configured to retain a threshold voltage. A control means is configured to apply a program voltage to selected ones of the word lines while applying pass voltages to unselected ones of the word lines and ramp down both the selected ones of the plurality of word lines and the unselected ones of the word lines to a recovery voltage at a start of a verify phase of each of a plurality of program loops and apply a targeted word line bias to each of the word lines during the verify phase. The control means is also configured to adjust the recovery voltage based on the targeted word line bias applied to each of the plurality of word lines during the verify phase.Type: GrantFiled: June 21, 2022Date of Patent: April 30, 2024Assignee: SanDisk Technologies, LLCInventors: Han-Ping Chen, Wei Zhao, Henry Chin
-
Patent number: 11967382Abstract: The memory device includes a plurality of dies, and each die includes a plurality of blocks with a plurality of word lines. Some of the word lines are arranged in a plurality of exclusive OR (XOR) sets with each XOR set containing word lines in the same positions across the plurality of dies. The memory device further includes a controller that is configured to program the word lines of the blocks of at least one of the dies in a first programming direction. The controller is further configured to program the word lines of the blocks of at least one other die in a second programming direction that is opposite of the first programming direction.Type: GrantFiled: February 4, 2022Date of Patent: April 23, 2024Assignee: SanDisk Technologies, LLCInventors: Qing Li, Henry Chin, Xiaoyu Yang
-
Publication number: 20240079062Abstract: The memory device includes at least one memory block with source and drain sides and a plurality of memory cells arranged in a plurality of word lines. The word lines are arranged in a plurality of independently programmable and erasable sub-blocks. Control circuitry is configured to program the memory cells of a selected sub-block and determine a location of the within the at least one memory block and determine a programming condition of at least one unselected sub-block. The control circuitry is also configured to program at least one word line in the selected sub-block in a plurality of program loops that include pre-charging processes. The control circuitry pre-charges a plurality of channels from either the source or drain side based on at least one of the location of the selected sub-block within the memory block and the programming condition of the at least one unselected sub-block.Type: ApplicationFiled: September 6, 2022Publication date: March 7, 2024Applicant: SanDisk Technologies LLCInventors: Jiacen Guo, Han-Ping Chen, Henry Chin, Guirong Liang, Xiang Yang
-
Publication number: 20240071524Abstract: Technology is disclosed herein for smart verify in a memory system that has a four bit per cell program mode (or X4 mode) and also a three bit per cell program mode (or X3 mode). The X3 mode uses a three-bit gray code that is based on a four-bit gray code of the X4 mode. The memory system skips verify of states in the X3 mode, while using a considerable portion of the programming logic from the X4 mode. In one X3 mode the memory system skips B-state verify while the number of memory cells having a Vt above an A-state verify voltage is below a threshold. In one X3 mode the memory system determines whether to skip verify for a first set of data states based on a first test and determines whether to skip verify for a second set of data states based on a second test.Type: ApplicationFiled: August 25, 2022Publication date: February 29, 2024Applicant: SanDisk Technologies LLCInventors: Xiang Yang, Henry Chin, Erika Penzo, Muhammad Masuduzzaman
-
Patent number: 11894051Abstract: A memory apparatus and method of operation are provided. The apparatus includes memory cells each connected to one of a plurality of word lines. The memory cells are disposed in strings and configured to retain a threshold voltage corresponding to one of a plurality of data states. A control means is coupled to the plurality of word lines and the strings and is configured to apply a read voltage to a selected ones of the plurality of word lines during a read operation and ramp down to a discharge voltage at an end of the read operation and apply a ready voltage to the selected ones of the plurality of word lines during a ready period of time following the read operation. The control means is also configured to adjust at least one of the discharge voltage and the ready voltage based on a temperature of the memory apparatus.Type: GrantFiled: May 24, 2022Date of Patent: February 6, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Dong-Il Moon, Abhijith Prakash, Wei Zhao, Henry Chin
-
Patent number: 11894080Abstract: An apparatus disclosed herein comprises: a plurality of memory cells and a control circuit coupled to the plurality of memory cells. The control circuit is configured to: acquire a first set of read levels on a wordline of a first block of pages of memory cells; acquire a second set of read levels on a first wordline of a second block of pages of a second set of memory cells in response to determining that the fail bit count of the page after a read operation is above the threshold amount; and acquire a third set of read levels on a second wordline of the second block in response to determining that the fail bit count of the page after the second read operation is above the threshold amount.Type: GrantFiled: April 29, 2022Date of Patent: February 6, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Erika Penzo, Henry Chin, Jie Liu, Dong-Il Moon
-
Publication number: 20230420042Abstract: The memory device includes a plurality of memory blocks that can individually operate in either a multi-bit per memory cell mode or a single-bit per memory cell mode. Certain voltage parameters during programming and reading are shared between these two operating modes, and certain voltage parameters are unique to each operating mode. One unique voltage parameter is a pass voltage VREADK that is applied to word lines adjacent a selected word line being read. Another unique voltage parameter is a VSGD voltage that is applied to a select gate drain transistor during programming. Yet another unique voltage parameter is an inhibit voltage that is applied to a bit line coupled with a memory cell being inhibited from programming while other memory cells are programmed.Type: ApplicationFiled: June 23, 2022Publication date: December 28, 2023Applicant: SanDisk Technologies LLCInventors: Wei Zhao, Dong-II Moon, Erika Penzo, Henry Chin
-
Publication number: 20230420051Abstract: A method for multi-stage programming of a non-volatile memory structure, wherein the method comprises: (1) initiating a programming operation with respect to a memory block, (2) applying a programming algorithm to the memory block, wherein the programming algorithm comprises at least a first programming stage and a second programming stage, and (3) between the first programming stage and the second programming stage, applying a time delay according to a pre-determined amount of time. Further, the pre-determined amount of time may be defined as the amount of time that, according to a probabilistic function, permits de-trapping of any charges unintentionally trapped within a memory cell of the memory block as a result of the first programming stage.Type: ApplicationFiled: June 23, 2022Publication date: December 28, 2023Applicant: SanDisk Technologies LLCInventors: Xue Qing Cai, Henry Chin, Jiahui Yuan
-
Publication number: 20230420053Abstract: The memory device includes a memory block with an array of memory cells. The memory device also includes control circuitry that is in communication with the memory cells. The control circuitry is configured to program a group of the memory cells in a programming operation that does not include verify to obtain a natural threshold voltage (nVt) distribution, calculate an nVt width of the nVt distribution, compare the nVt width to a threshold, and identify the memory block as being vulnerable to cross-temperature read errors in response to the nVt width exceeding the threshold.Type: ApplicationFiled: June 22, 2022Publication date: December 28, 2023Applicant: SanDisk Technologies LLCInventors: Xuan Tian, Henry Chin, Liang Li, Vincent Yin, Wei Zhao, Tony Zou
-
Patent number: 11854620Abstract: An apparatus is provided that includes a plurality of word lines that include a plurality of word line zones, a plurality of non-volatile memory cells coupled to the plurality of word lines, and a control circuit coupled to the non-volatile memory cells. The control circuit is configured to determine a corresponding initial program voltage for each of the word line zones. Each corresponding initial program voltage is determined based on a number of program erase cycles.Type: GrantFiled: June 18, 2021Date of Patent: December 26, 2023Assignee: SanDisk Technologies LLCInventors: Erika Penzo, Han-Ping Chen, Henry Chin
-
Publication number: 20230410923Abstract: A storage device comprises: a non-volatile memory including control circuitry and an array of memory cells formed using a set of word lines and a set of bit lines. A controller, coupled to the non-volatile memory, configured to: during a program loop for programming a set of states, select a first bitline biasing mode that dictates a scheme for biasing a first set of bitlines and apply the first bitline biasing mode before verifying the set of states. The controller further configured to during another program loop for programming another set of states, select a second bitline biasing mode that dictates a scheme for biasing a second set of bitlines and apply the second bitline biasing mode before verifying the other set of states.Type: ApplicationFiled: June 21, 2022Publication date: December 21, 2023Applicant: SanDisk Technologies LLCInventors: Wei Zhao, Henry Chin
-
Publication number: 20230410920Abstract: A memory apparatus and method of operation are provided. The apparatus includes memory cells connected word lines. The memory cells are disposed in strings and configured to retain a threshold voltage. A control means is configured to apply a program voltage to selected ones of the word lines while applying pass voltages to unselected ones of the word lines and ramp down both the selected ones of the plurality of word lines and the unselected ones of the word lines to a recovery voltage at a start of a verify phase of each of a plurality of program loops and apply a targeted word line bias to each of the word lines during the verify phase. The control means is also configured to adjust the recovery voltage based on the targeted word line bias applied to each of the plurality of word lines during the verify phase.Type: ApplicationFiled: June 21, 2022Publication date: December 21, 2023Applicant: SanDisk Technologies LLCInventors: Han-Ping Chen, Wei Zhao, Henry Chin