Patents by Inventor Henry Kim
Henry Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7671625Abstract: Disclosed is an LE that can provide a number of advantageous features. For example, the LE can provide efficient and flexible use of LUTs and input sharing. The LE may also provide for flexible use of one or more dedicated adders and include register functionality.Type: GrantFiled: March 5, 2008Date of Patent: March 2, 2010Assignee: Altera CorporationInventors: James Schleicher, Richard Yuan, Bruce Pedersen, Sinan Kaptanoglu, Gregg Baeckler, David Lewis, Michael Hutton, Andy Lee, Rahul Saini, Henry Kim
-
Patent number: 7671626Abstract: An embodiment of this invention pertains to a versatile and flexible logic element and logic array block (“LAB”). Each logic element includes a programmable combinational logic function block such as a lookup table (“LUT”) and a flip-flop. Within the logic element, multiplexers are provided to allow the flip-flop and the LUT to be programmably connected such that either the output of the LUT may be connected to the input of the flip-flop or the output of the flip-flop may be connected to the input of the LUT. An additional multiplexer allows the output of the flip-flop in one logic element to be connected to the input of a flip-flop in a different logic element within the same LAB. Output multiplexers selects between the output of the LUT and the output of the flip-flop to generate signals that drive routing lines within the LAB and to routing lines external to the LAB.Type: GrantFiled: August 29, 2008Date of Patent: March 2, 2010Assignee: Altera CorporationInventors: David M. Lewis, Paul Leventis, Andy L. Lee, Henry Kim, Bruce Pedersen, Chris Wysocki, Christopher F. Lane, Alexander Marquardt, Vikram Santurkar, Vaughn Betz
-
Patent number: 7590879Abstract: Circuits, methods, and apparatus for deskewing rising and falling edges of a clock signal. One embodiment of the present invention utilizes a delay element in a data path to adjust a data signal such that a clock signal is centered relative to the data. A further embodiment of the present invention recovers a double-data rate signal using two flip-flops, one clocked by clock rising edges, the other clocked by clock falling edges. An additional delay element is inserted in front of one or both flip-flop clock inputs. If two additional delay elements are used, they are independently adjustable such that each edge can be independently adjusted for improved data recovery.Type: GrantFiled: January 24, 2005Date of Patent: September 15, 2009Assignee: Altera CorporationInventors: Henry Kim, Bonnie I. Wang, ChiaKang Sung, Joseph Huang
-
Patent number: 7558812Abstract: A programmable logic device (PLD) includes a plurality of logic array blocks (LAB's) connected by a PLD routing architecture. At least one LAB includes a logic element (LE) configurable to arithmetically combine a plurality of binary input signals in a plurality of stages. The LE comprises look-up table (LUT) logic having K inputs (a “K-LUT”). The K-LUT is configured to input the binary input signals at respective inputs of the K-LUT logic cell and to provide, at a plurality of outputs of the K-LUT logic cell, respective binary result signals indicative of at least two of the plurality of stages of the arithmetic combination of binary input signals. An input line network includes a network of input lines, the input lines configurable to receive input signals from the PLD routing architecture that represent the binary input signals and to provide the input signals to the K-LUT.Type: GrantFiled: November 26, 2003Date of Patent: July 7, 2009Assignee: Altera CorporationInventors: Ketan Padalia, David Cashman, David Lewis, Andy L. Lee, Jay Schleicher, Jinyong Yuan, Henry Kim
-
Patent number: 7538579Abstract: Disclosed is an LE that can provide a number of advantageous features. For example, the LE can provide efficient and flexible use of LUTs and input sharing. The LE may also provide for flexible use of one or more dedicated adders and include register functionality.Type: GrantFiled: December 1, 2006Date of Patent: May 26, 2009Assignee: Altera CorporationInventors: James Schleicher, Richard Yuan, Bruce Pedersen, Sinan Kaptanoglu, Gregg Baeckler, David Lewis, Mike Hutton, Andy Lee, Rahul Saini, Henry Kim
-
Publication number: 20090111941Abstract: A cross-linked, extruded article comprising an elastomeric base material, the surface of which is applied with a thermoset slip coat material, the article exhibiting enhanced slip and a coefficient of friction of no greater than 0.25 and process of making is provided. An extrudable, cross-linkable slip coat comprising a cross-linked thermoset polymer capable of bonding with an elastomeric base material in the absence of adhesive or binder upon contact and process of making is also provided.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Inventors: Henry Kim, Liggett Cothran
-
Patent number: 7432734Abstract: An embodiment of this invention pertains to a versatile and flexible logic element and logic array block (“LAB”). Each logic element includes a programmable combinational logic function block such as a lookup table (“LUT”) and a flip-flop. Within the logic element, multiplexers are provided to allow the flip-flop and the LUT to be programmably connected such that either the output of the LUT may be connected to the input of the flip-flop or the output of the flip-flop may be connected to the input of the LUT. An additional multiplexer allows the output of the flip-flop in one logic element to be connected to the input of a flip-flop in a different logic element within the same LAB. Output multiplexers selects between the output of the LUT and the output of the flip-flop to generate signals that drive routing lines within the LAB and to routing lines external to the LAB.Type: GrantFiled: May 2, 2007Date of Patent: October 7, 2008Assignee: Altera CorporationInventors: David M. Lewis, Paul Leventis, Andy L. Lee, Henry Kim, Bruce Pedersen, Chris Wysocki, Christopher F. Lane, Alexander Marquardt, Vikram Santurkar, Vaughn Betz
-
Publication number: 20080102288Abstract: Methods for forming a composite for use as a vehicle weather strip and the products formed thereby are disclosed in which a main body member is formed from an elastomer polymer and an abrasion resistant decorative layer including a blend of a crosslinkable thermoplastic polyolefin and a thermoplastic vulcanizate is applied thereon. The crosslinkable thermoplastic polyolefin preferably includes a crosslinkable olefin homopolymer. The olefin homopolymer preferably contains grafted silane functional groups to allow the material to be crosslinked in the presence of moisture. The abrasion resistant decorative layer may be extruded or otherwise applied onto the main body either prior to or after the main body member is cured and either prior to or after the crosslinkable polyolefin of the abrasion resistant decorative layer is crosslinked. The material of the abrasion resistant decorative layer may be extruded into sheet form and laminated onto the main body member.Type: ApplicationFiled: December 31, 2007Publication date: May 1, 2008Inventors: Liggett Cothran, Henry Kim, Timothy Pauli
-
Publication number: 20070252617Abstract: An embodiment of this invention pertains to a versatile and flexible logic element and logic array block (“LAB”). Each logic element includes a programmable combinational logic function block such as a lookup table (“LUT”) and a flip-flop. Within the logic element, multiplexers are provided to allow the flip-flop and the LUT to be programmably connected such that either the output of the LUT may be connected to the input of the flip-flop or the output of the flip-flop may be connected to the input of the LUT. An additional multiplexer allows the output of the flip-flop in one logic element to be connected to the input of a flip-flop in a different logic element within the same LAB. Output multiplexers selects between the output of the LUT and the output of the flip-flop to generate signals that drive routing lines within the LAB and to routing lines external to the LAB.Type: ApplicationFiled: May 2, 2007Publication date: November 1, 2007Inventors: David Lewis, Paul Leventis, Andy Lee, Henry Kim, Bruce Pedersen, Chris Wysocki, Christopher Lane, ALexander Marquardt, Vikram Santurkar, Vaughn Betz
-
Publication number: 20070250647Abstract: A system and method for controlling and monitoring a wireless communication device. Communication between a communication manager and a wireless communication device is via Ethernet data, and communication between an Ethernet interface controller and a wireless communication module, both in the wireless communication device is via USB data.Type: ApplicationFiled: February 2, 2007Publication date: October 25, 2007Inventors: Kwang Chul Jeon, Gwan-Hee You, Henry Kim
-
Publication number: 20070250646Abstract: A system and method for controlling and monitoring a wireless communication device. Communication between a communication manager and a wireless communication device is via Ethernet data, and communication between an Ethernet interface controller and a wireless communication module, both in the wireless communication device is via USB data.Type: ApplicationFiled: January 31, 2007Publication date: October 25, 2007Inventors: Kwang Chul Jeon, Gwan-Hee You, Henry Kim
-
Patent number: 7229445Abstract: A bone plate for fixation of a fractured bone includes a first portion having a first longitudinal axis and a second portion having a second longitudinal axis. The second portion is angled with respect to the first portion. The first portion has at least one hole for receiving a bone anchor having a shaft. The hole has a first hole portion defining a first central axis substantially perpendicular to a lower surface of the first portion and configured to receive the bone anchor. The hole includes a second hole portion overlapping and in communication with the first hole portion from upper to lower surface defining a second central axis substantially angled with respect to the first central axis, and configured to receive the bone anchor such that the shaft is substantially angled with respect to the second portion of the bone plate so as to form a truss.Type: GrantFiled: June 21, 2004Date of Patent: June 12, 2007Assignee: Synthes (USA)Inventors: Garry Hayeck, René Haag, Henry Kim, Mark P. Grady, Jr.
-
Patent number: 7218133Abstract: An embodiment of this invention pertains to a versatile and flexible logic element and logic array block (“LAB”). Each logic element includes a programmable combinational logic function block such as a lookup table (“LUT”) and a flip-flop. Within the logic element, multiplexers are provided to allow the flip-flop and the LUT to be programmably connected such that either the output of the LUT may be connected to the input of the flip-flop or the output of the flip-flop may be connected to the input of the LUT. An additional multiplexer allows the output of the flip-flop in one logic element to be connected to the input of a flip-flop in a different logic element within the same LAB. Output multiplexers selects between the output of the LUT and the output of the flip-flop to generate signals that drive routing lines within the LAB and to routing lines external to the LAB.Type: GrantFiled: February 2, 2005Date of Patent: May 15, 2007Assignee: Altera CorporationInventors: David M. Lewis, Paul Leventis, Andy L. Lee, Henry Kim, Bruce Pedersen, Chris Wysocki, Christopher F. Lane, Alexander Marquardt, Vikram Santurkar, Vaughn Timothy Betz
-
Patent number: 7218155Abstract: Techniques are provided for controlling an on-chip termination resistance in an input or output (IO) buffer using a calibration circuit. The calibration circuit monitors the voltage between an external resistor and a group of on-chip transistors. When voltage between the external resistor and the group of transistors is within a selected range, the calibration circuit causes the effective resistance of the transistors to match the resistance of the external resistor as closely as possible. The calibration circuit enables another set of transistors in the IO buffer so that the effective on resistance of the transistors in the IO buffer closely match the resistance of the external resistor.Type: GrantFiled: January 20, 2005Date of Patent: May 15, 2007Assignee: Altera CorporationInventors: Tzung-Chin Chang, Xiaobao Wang, Henry Kim, Chiakang Sung, Khai Q. Nguyen, Bonnie Wang, Jeffrey Tyhach, Gopinath Rangan
-
Patent number: 7212054Abstract: Circuits and methods are described for producing a DLL clock signal with adjustable phase shift using a processed control signal. In one embodiment of the invention, a DLL circuit is provided that includes a main and smaller variable delay circuits, a phase detector and an up down counter that provides a main control signal to adjust the delay by the main variable delay circuit. When the DLL circuit is locked, an arithmetic logic unit (ALU) produces a processed control signal based on the main control signal, an ALU control signal and an offset control signal, and the processed control signal is provided to the smaller variable delay circuit. By adjusting the ALU control and offset control signals, the phase shift introduced on the DLL control signal by the smaller variable delay circuit can be adjusted. In another embodiment of the invention, a second up down counter is used in place of an ALU for providing a dynamically adjustable phase shift in accordance with the principles of the present invention.Type: GrantFiled: June 29, 2006Date of Patent: May 1, 2007Assignee: Altera CorporationInventors: Tzung-chin Chang, Chiakang Sung, Yan Chong, Henry Kim, Joseph Huang
-
Patent number: 7205802Abstract: A method and apparatus for updating the control signal received by a delay chain in a DDR application. A register is used to regulate the control signal to the delay chain. The register only updates the signal at the delay chain when a signal is not passing through the delay chain. Additionally, the present invention is directed to a delay circuit that uses a plurality of PMOS and NMOS transistors connected in parallel to each other and to an inverter that provides the desired delay. The delay provided is achieved by sequentially turning off/on a series of the NMOS/PMOS transistor pairs.Type: GrantFiled: February 3, 2006Date of Patent: April 17, 2007Assignee: Altera CorporationInventors: Bonnie I. Wang, Joseph Huang, Chiakang Sung, Yan Chong, Khai Nguyen, Henry Kim
-
Patent number: 7167022Abstract: Disclosed is an LE that can provide a number of advantageous feature. For example, the LE can provide efficient and flexible use of LUTs and input sharing. The LE may also provide for flexible use of one or more dedicated adders and include register functionality.Type: GrantFiled: March 25, 2004Date of Patent: January 23, 2007Assignee: Altera CorporationInventors: James Schleicher, Richard Yuan, Bruce Pedersen, Sinan Kaptanoglu, Gregg Baeckler, David Lewis, Mike Hutton, Andy Lee, Rahul Saini, Henry Kim
-
Patent number: 7091760Abstract: Circuits and methods are described for producing a DLL clock signal with adjustable phase shift using a processed control signal. In one embodiment of the invention, a DLL circuit is provided that includes a main and smaller variable delay circuits, a phase detector and an up down counter that provides a main control signal to adjust the delay by the main variable delay circuit. When the DLL circuit is locked, an arithmetic logic unit (ALU) produces a processed control signal based on the main control signal, an ALU control signal and an offset control signal, and the processed control signal is provided to the smaller variable delay circuit. By adjusting the ALU control and offset control signals, the phase shift introduced on the DLL control signal by the smaller variable delay circuit can be adjusted. In another embodiment of the invention, a second up down counter is used in place of an ALU for providing a dynamically adjustable phase shift in accordance with the principles of the present invention.Type: GrantFiled: February 25, 2004Date of Patent: August 15, 2006Assignee: Altera CorporationInventors: Tzung-chin Chang, Chiakang Sung, Yan Chong, Henry Kim, Joseph Huang
-
Patent number: 7030675Abstract: A method and apparatus for updating the control signal received by a delay chain in a DDR application. A register is used to regulate the control signal to the delay chain. The register only updates the signal at the delay chain when a signal is not passing through the delay chain. Additionally, the present invention is directed to a delay circuit that uses a plurality of PMOS and NMOS transistors connected in parallel to each other and to an inverter that provides the desired delay. The delay provided is achieved by sequentially turning off/on a series of the NMOS/PMOS transistor pairs.Type: GrantFiled: August 31, 2004Date of Patent: April 18, 2006Assignee: Altera CorporationInventors: Bonnie I. Wang, Joseph Huang, Chiakang Sung, Yan Chong, Khai Nguyen, Henry Kim
-
Publication number: 20060068839Abstract: A wireless data terminal apparatus, comprising: a wireless data terminal unit configured to provide data communication over a wireless telecommunication network, the wireless data terminal unit including at least a data processor, an RF section, and a built-in diagnostic unit, wherein the built-in diagnostic unit is configured to process and provide management information of the wireless data terminal unit to enable a browser-based user interface to manage the wireless data terminal unit; and a local area network (LAN) access module coupled to the browser-based user interface and the wireless data terminal unit, the LAN access module including a browser protocol handler to manage user interface functions of the browser-based user interface.Type: ApplicationFiled: August 18, 2005Publication date: March 30, 2006Inventors: Henry Kim, Sidney Park, James Kim, Peter You, Ethan Kim