Patents by Inventor Herbert Taucher

Herbert Taucher has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20250086323
    Abstract: A method for checking integrity of a neural network during execution, wherein the neural network has a defined structure and weighting factors determined in a training phase, where a systolic array is also used to implement the neural network, when the neural network is executed, a unique test value for each relevant processing element is determined via a series of weighting factors that occur serially in a relevant processing element and are processed by the relevant processing element, a set of unique test values are compared with corresponding reference values, the unique test values are compared with corresponding reference values for the relevant processing element, and if, during the comparison for at least one processing element, a deviation is identified between a unique test value determined during the execution and the corresponding reference value, then the neural network produced during execution is classified as untrusted.
    Type: Application
    Filed: July 20, 2022
    Publication date: March 13, 2025
    Inventors: Norbert BECK, Hannes MUHR, Herbert TAUCHER, Christoph UNGER, Matthias WESS
  • Publication number: 20240298404
    Abstract: An arrangement for determining a unique printed circuit board identifier includes at least one PUF unit having ring oscillators which determines a printed circuit board (PCB) identifier based on ring oscillator frequencies and is arranged in an electronic component and includes delay elements on the PCB, where oscillator loops of ring oscillators of the PUF unit is formed from delay elements that are formed as strip conductors on the PCB and each have first portions on a first conductive layer of the PCB and each have second portions on a second conductive layer of the PCB, where electrical connections between the first and second portions of delay elements are made via electrical through-connections, and where two delay elements are each arranged on the PCB such that the first portions of two respective delay elements overlap with the respective second portions of the two delay elements at at least one point.
    Type: Application
    Filed: February 24, 2022
    Publication date: September 5, 2024
    Inventors: Martin MATSCHNIG, Thomas HINTERSTOISSER, Bernhard FISCHER, Wilhelm MEYRATH, Herbert TAUCHER
  • Patent number: 12058254
    Abstract: A method for storing key data in an electronic component formed as an integrated programmable circuit, such as a field programmable gate array, which includes a base structure consisting of base elements, wherein configuration data is loaded, for each current program, onto the base elements and stored in a volatile matter, the key data is divided into key sub-data blocks, and a base element position is selected for each key sub-data block, where upon generating the configuration data for each current program or circuit function of the electronic component, selected base element positions of the key sub-data blocks are considered, while loading the configuration data, key sub-data blocks are stored in the base elements defined by selected base element positions, and after successfully programming the electronic component, the key sub-data blocks of base elements specified by selected base element positions are ascertained and assembled to form the key data.
    Type: Grant
    Filed: June 25, 2019
    Date of Patent: August 6, 2024
    Assignee: SIEMENS AKTIENGESELLSCHAFT
    Inventors: Christian Cech, Thomas Hinterstoisser, Martin Matschnig, Herbert Taucher
  • Publication number: 20240184953
    Abstract: A device having a digital twin of an electronic component includes at least one data medium having reprocessing data regarding the component and at least one processor for processing the reprocessing data. The reprocessing data can include current reprocessing data. It is thus possible to determine a recycling (reprocessing) process which respects a specific relevant basic condition (e.g., legislation, raw material prices, etc.). The electronic component is reprocessed optimally, from ecological and economical perspectives.
    Type: Application
    Filed: March 17, 2022
    Publication date: June 6, 2024
    Inventors: Martin Franke, Herbert Taucher, Philipp Wolfrum
  • Publication number: 20230325206
    Abstract: A computer-implemented method for dynamically executing an application program by a platform including a processor with a program memory and a programmable logic unit, wherein a first application program having a first module is loaded from an application database into the program memory and/or the programmable logic unit during a programming mode and executed as first program code during an execution mode, where a processor or the programmable logic unit performs a check during the execution mode based on a predefined criterion to determine whether a second application program having a second module should be loaded from the application database and, if so, the system switches to the programming mode and the second module is loaded into the program memory and/or the programmable logic unit and executed as second program code, where the system switches to the execution mode in which the second program code is executed.
    Type: Application
    Filed: August 11, 2021
    Publication date: October 12, 2023
    Inventors: Sebastian GEIGER, Vladimir ZAHORCAK, Herbert TAUCHER, Christian CECH
  • Patent number: 11704561
    Abstract: A method for realizing an artificial neural network via an electronic integrated circuit (FPGA), wherein artificial neurons grouped into different interlinked layers for the artificial neural network, where a functional description is created for each neuron of the artificial neural network, taking into account a specifiable starting weighting, a synthesis is performed for each neuron based on the associated functional description with the associated specified starting weighting, a network list is determined as the synthesis result, in which at least a base element and a starting configuration belonging to the base element are stored for each neuron, a base element is formed as a lookup table (LUT) unit and an associated dynamic configuration cell, in which a current configuration for the LUT unit or the base element is stored, and where the network list is implemented as a starting configuration of the artificial neural network in the electronic integrated circuit.
    Type: Grant
    Filed: December 12, 2018
    Date of Patent: July 18, 2023
    Assignee: SIEMENS AKTIENGESELLSCHAFT
    Inventors: Thomas Hinterstoisser, Martin Matschnig, Herbert Taucher
  • Patent number: 11525858
    Abstract: A system and method for the predictive maintenance of electronic components that includes sensors at at least one position via which present values of system parameters, such as temperature and voltage, and a signal propagation time at the at least one position are determined, where values of the system parameters and the signal propagation time presently determined by the sensors are retrieved by a central monitoring unit, an individual valid limit value is determined for the signal propagation time at each of the at least one position via the central monitoring unit based on the presently determined values of the system parameters, and the presently determined signal propagation time at each of the at least one position is compared with the associated valid limit value, and a notification is sent to a superordinate level, if the signal propagation time exceeds the limit value to trigger replacement of the electronic component.
    Type: Grant
    Filed: July 18, 2018
    Date of Patent: December 13, 2022
    Assignee: SIEMENS AKTIENGESELLSCHAFT
    Inventors: Friedrich Eppensteiner, Majid Ghameshlu, Martin Matschnig, Bernhard Fischer, Thomas Hinterstoisser, Herbert Taucher
  • Publication number: 20210320792
    Abstract: A method for storing key data in an electronic component formed as an integrated programmable circuit, such as a field programmable gate array, which includes a base structure consisting of base elements, wherein configuration data is loaded, for each current program, onto the base elements and stored in a volatile matter, the key data is divided into key sub-data blocks, and a base element position is selected for each key sub-data block, where upon generating the configuration data for each current program or circuit function of the electronic component, selected base element positions of the key sub-data blocks are considered, while loading the configuration data, key sub-data blocks are stored in the base elements defined by selected base element positions, and after successfully programming the electronic component, the key sub-data blocks of base elements specified by selected base element positions are ascertained and assembled to form the key data.
    Type: Application
    Filed: June 25, 2019
    Publication date: October 14, 2021
    Inventors: Christian CECH, Thomas HINTERSTOISSER, Martin MATSCHNIG, Herbert TAUCHER
  • Publication number: 20210097388
    Abstract: A method for realizing an artificial neural network via an electronic integrated circuit (FPGA), wherein artificial neurons grouped into different interlinked layers for the artificial neural network, where a functional description is created for each neuron of the artificial neural network, taking into account a specifiable starting weighting, a synthesis is performed for each neuron based on the associated functional description with the associated specified starting weighting, a network list is determined as the synthesis result, in which at least a base element and a starting configuration belonging to the base element are stored for each neuron, a base element is formed as a lookup table (LUT) unit and an associated dynamic configuration cell, in which a current configuration for the LUT unit or the base element is stored, and where the network list is implemented as a starting configuration of the artificial neural network in the electronic integrated circuit.
    Type: Application
    Filed: December 12, 2018
    Publication date: April 1, 2021
    Inventors: Thomas HINTERSTOISSER, Martin MATSCHNIG, Herbert TAUCHER
  • Publication number: 20200166568
    Abstract: A system and method for the predictive maintenance of electronic components that includes sensors at at least one position via which present values of system parameters, such as temperature and voltage, and a signal propagation time at the at least one position are determined, where values of the system parameters and the signal propagation time presently determined by the sensors are retrieved by a central monitoring unit, an individual valid limit value is determined for the signal propagation time at each of the at least one position via the central monitoring unit based on the presently determined values of the system parameters, and the presently determined signal propagation time at each of the at least one position is compared with the associated valid limit value, and a notification is sent to a superordinate level, if the signal propagation time exceeds the limit value to trigger replacement of the electronic component.
    Type: Application
    Filed: July 18, 2018
    Publication date: May 28, 2020
    Inventors: Friedrich EPPENSTEINER, Majid GHAMESHLU, Martin MATSCHNIG, Bernhard FISCHER, Thomas HINTERSTOISSER, Herbert TAUCHER
  • Patent number: 10635401
    Abstract: A method for optimal arrangement of a random generator on an electronic component, which includes a programmable integrated circuit and a basic structure consisting of a plurality of basic blocks, wherein during an initialization phase, starting from a starting configuration for a respective current arrangement of the random generator, the following are performed with a predefined number of repetitions, i.e., a predefined test sequence is performed for the current arrangement of the random generator, a test result is forwarded to a reconfiguration module and the current arrangement on the electronic component is reconfigured via the reconfiguration module, where upon each repetition, the test result of the current arrangement of the random generator is compared with the test result of a previous arrangement, and the current arrangement is saved in the reconfiguration module, if the test result for the current arrangement has a better test result than the previous arrangement.
    Type: Grant
    Filed: June 5, 2018
    Date of Patent: April 28, 2020
    Assignee: Siemens Aktiengesellschaft
    Inventors: Thomas Hinterstoisser, Martin Matschnig, Herbert Taucher
  • Patent number: 10416738
    Abstract: A method for adjusting a pull resistor on a contact terminal of an electronic module arranged on a printed circuit board, in particular an ASIC, after initiating a restart of the electronic module which, during a run-up process, moves the electronic module from a switched-off state into a switched-on state, wherein after initiating a restart during the run-up process from a partial circuit arranged on the electronic module and operationally ready during the run-up process, adjustment information relating to a desired adjustment of the pull resistor is retrieved from a storage unit arranged on the printed circuit board outside of the electronic module and transmitted via a contact line between the electronic module and the storage unit, where the run-up process of the electronic module is only completed after successful adjustment of the respective pull resistor based on basis the retrieved adjustment information.
    Type: Grant
    Filed: January 5, 2017
    Date of Patent: September 17, 2019
    Assignee: Siemens Aktiengesellschaft
    Inventors: Friedrich Eppensteiner, Majid Ghameshlu, Martin Matschnig, Herbert Taucher
  • Patent number: 10318458
    Abstract: A circuit arrangement and method for temporally limiting and separating access between at least one master unit and at least one slave unit via a network-on-a-chip bus system in a system-on-a-chip, wherein the access between the at least one master and slave units is implemented via communication paths defined by bus interfaces, where within the circuit arrangement, the network-on-a-chip bus system is expanded by an adaptation unit that includes an access manager and a complementary logic for the bus interfaces, where the adaptation unit and the bus interfaces are then controlled by the access manager via the complementary logic using a communication plan such that access between the master and slave units via the communication paths specified by bus interfaces is performed in accordance with the temporal requirements of the communication plan so that time-controlled systems can be implemented simply using commercially obtainable standard bus systems.
    Type: Grant
    Filed: June 2, 2014
    Date of Patent: June 11, 2019
    Assignee: Siemens AG Österreich
    Inventors: Friedrich Eppensteiner, Majid Ghameshlu, Herbert Taucher
  • Patent number: 10311253
    Abstract: A method for protecting an integrated circuit against unauthorized access to key registers, wherein functions and/or applications of the integrated circuit are unlocked and/or activated via data stored in key registers, such as during the start-up of the integrated circuit and/or during ongoing operation, where if such a key register is accessed, the data word used to perform the access is compared with specified key data, and if access via a data word deviating from the specified key data is detected, the access is marked as unauthorized, the access marked as unauthorized is then recorded and evaluated, and after the analysis, appropriate protective measures are triggered to prevent further unauthorized access such that a key register method for protecting sensitive data is expanded in a simple manner and hacker attacks are quickly detected and thwarted.
    Type: Grant
    Filed: July 15, 2014
    Date of Patent: June 4, 2019
    Assignee: Siemens AG Österreich
    Inventors: Friedrich Eppensteiner, Majid Ghameshlu, Herbert Taucher
  • Publication number: 20180349099
    Abstract: A method for optimal arrangement of a random generator on an electronic component, which includes a programmable integrated circuit and a basic structure consisting of a plurality of basic blocks, wherein during an initialization phase, starting from a starting configuration for a respective current arrangement of the random generator, the following are performed with a predefined number of repetitions, i.e., a predefined test sequence is performed for the current arrangement of the random generator, a test result is forwarded to a reconfiguration module and the current arrangement on the electronic component is reconfigured via the reconfiguration module, where upon each repetition, the test result of the current arrangement of the random generator is compared with the test result of a previous arrangement, and the current arrangement is saved in the reconfiguration module, if the test result for the current arrangement has a better test result than the previous arrangement.
    Type: Application
    Filed: June 5, 2018
    Publication date: December 6, 2018
    Inventors: Thomas Hinterstoisser, Martin Matschnig, Herbert Taucher
  • Patent number: 10146937
    Abstract: A method for a logic circuit including a plurality of components and channels which are each assigned functional properties in a circuit model to simulate how the logic circuit functions, where the circuit model, in a section of the method, is expanded by mechanisms for security analysis, and where in a further section of the method, the following method steps are implemented via a simulation unit, i.e., check whether the security property of the respective component and/or the respective channel corresponds to the security requirement of the security-relevant data and generate a security risk report if it does not correspond thereto, apply a modeled attack to a component and/or to a channel, and determine a vulnerability of the security property of the respective component and/or of the respective channel to the applied attack, and if there is vulnerability of the security property, generate an attack report.
    Type: Grant
    Filed: August 26, 2016
    Date of Patent: December 4, 2018
    Assignee: Siemens Aktiengesellschaft
    Inventors: Bernhard Fischer, Martin Matschnig, Herbert Taucher
  • Patent number: 10133881
    Abstract: A circuit arrangement and method for securing an integrated electronic circuit against scans of an address space, wherein the circuit arrangement has at least one master unit and at least one slave unit interconnected via a bus system for access of the master unit to the slave unit, and addresses are used from an address space that is allocated and used in accordance with functionalities of the integrated electronic circuit, where a defense slave unit is connected to the bus system, access to unused address regions of the address space are forwarded to the defense slave unit, the access is analyzed and evaluated by the defense slave unit and depending on an analysis result and the respective access type, defensive measures are triggered, such that address space scans are interrupted or a potential scan result is rendered useless in a simple manner.
    Type: Grant
    Filed: July 17, 2014
    Date of Patent: November 20, 2018
    Assignee: Siemens AG Österreich
    Inventors: Friedrich Eppensteiner, Majid Ghameshlu, Herbert Taucher
  • Publication number: 20170199555
    Abstract: A method for adjusting a pull resistor on a contact terminal of an electronic module arranged on a printed circuit board, in particular an ASIC, after initiating a restart of the electronic module which, during a run-up process, moves the electronic module from a switched-off state into a switched-on state, wherein after initiating a restart during the run-up process from a partial circuit arranged on the electronic module and operationally ready during the run-up process, adjustment information relating to a desired adjustment of the pull resistor is retrieved from a storage unit arranged on the printed circuit board outside of the electronic module and transmitted via a contact line between the electronic module and the storage unit, where the run-up process of the electronic module is only completed after successful adjustment of the respective pull resistor based on basis the retrieved adjustment information.
    Type: Application
    Filed: January 5, 2017
    Publication date: July 13, 2017
    Inventors: Friedrich EPPENSTEINER, Majid GHAMESHLU, Martin MATSCHNIG, Herbert TAUCHER
  • Publication number: 20170061124
    Abstract: A method for a logic circuit including a plurality of components and channels which are each assigned functional properties in a circuit model to simulate how the logic circuit functions, where the circuit model, in a section of the method, is expanded by mechanisms for security analysis, and where in a further section of the method, the following method steps are implemented via a simulation unit, i.e., check whether the security property of the respective component and/or the respective channel corresponds to the security requirement of the security-relevant data and generate a security risk report if it does not correspond thereto, apply a modeled attack to a component and/or to a channel, and determine a vulnerability of the security property of the respective component and/or of the respective channel to the applied attack, and if there is vulnerability of the security property, generate an attack report.
    Type: Application
    Filed: August 26, 2016
    Publication date: March 2, 2017
    Inventors: Bernhard FISCHER, Martin MATSCHNIG, Herbert TAUCHER
  • Publication number: 20160203325
    Abstract: A method for protecting an integrated circuit against unauthorized access to key registers, wherein functions and/or applications of the integrated circuit are unlocked and/or activated via data stored in key registers, such as during the start-up of the integrated circuit and/or during ongoing operation, where if such a key register is accessed, the data word used to perform the access is compared with specified key data, and if access via a data word deviating from the specified key data is detected, the access is marked as unauthorized, the access marked as unauthorized is then recorded and evaluated, and after the analysis, appropriate protective measures are triggered to prevent further unauthorized access such that a key register method for protecting sensitive data is expanded in a simple manner and hacker attacks are quickly detected and thwarted.
    Type: Application
    Filed: July 15, 2014
    Publication date: July 14, 2016
    Applicant: Siemens AG Osterreich
    Inventors: Friedrich EPPENSTEINER, Majid GHAMESHLU, Herbert TAUCHER