Patents by Inventor Hernan A. Castro
Hernan A. Castro has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240120006Abstract: The present disclosure includes apparatuses, methods, and systems for three-state programming of memory cells. An embodiment includes a memory having a plurality of memory cells, and circuitry configured to program a memory cell of the plurality of memory cells to one of three possible data states by applying a voltage pulse to the memory cell, determining whether the memory cell snaps back in response to the applied voltage pulse, and applying an additional voltage pulse to the memory cell based on the determination of whether the memory cell snaps back.Type: ApplicationFiled: December 19, 2023Publication date: April 11, 2024Inventors: Hernan A. Castro, Jeremy M. Hirst, Shanky K. Jain, Richard K. Dodge, William A. Melton
-
Patent number: 11915124Abstract: Methods, apparatuses, and systems for in- or near-memory processing are described. Spiking events in a spiking neural network may be processed via a memory system. A memory system may store a group of destination neurons, and at each time interval in a series of time intervals of a spiking neural network (SNN), pass through a group of pre-synaptic spike events from respective source neurons, wherein the group of pre-synaptic spike events are subsequently stored in memory.Type: GrantFiled: May 29, 2020Date of Patent: February 27, 2024Assignee: Micron Technology, Inc.Inventors: Dmitri Yudanov, Sean S. Eilert, Hernan A. Castro, Ameen D. Akel
-
Patent number: 11903223Abstract: Methods and apparatuses for thin film transistors and related fabrication techniques are described. The thin film transistors may access two or more decks of memory cells disposed in a cross-point architecture. The fabrication techniques may use one or more patterns of vias formed at a top layer of a composite stack, which may facilitate building the thin film transistors within the composite stack while using a reduced number of processing steps. Different configurations of the thin film transistors may be built using the fabrication techniques by utilizing different groups of the vias. Further, circuits and components of a memory device (e.g., decoder circuitry, interconnects between aspects of one or more memory arrays) may be constructed using the thin film transistors as described herein along with related via-based fabrication techniques.Type: GrantFiled: May 27, 2021Date of Patent: February 13, 2024Assignee: Micron Technology, Inc.Inventors: Hernan A. Castro, Stephen W. Russell, Stephen H. Tang
-
Patent number: 11869588Abstract: The present disclosure includes apparatuses, methods, and systems for three-state programming of memory cells. An embodiment includes a memory having a plurality of memory cells, and circuitry configured to program a memory cell of the plurality of memory cells to one of three possible data states by applying a voltage pulse to the memory cell, determining whether the memory cell snaps back in response to the applied voltage pulse, and applying an additional voltage pulse to the memory cell based on the determination of whether the memory cell snaps back.Type: GrantFiled: April 22, 2022Date of Patent: January 9, 2024Assignee: Micron Technology, Inc.Inventors: Hernan A Castro, Jeremy M. Hirst, Shanky K. Jain, Richard K. Dodge, William A. Melton
-
Patent number: 11862280Abstract: Methods and apparatuses for thin film transistors and related fabrication techniques are described. The thin film transistors may access two or more decks of memory cells disposed in a cross-point architecture. The fabrication techniques may use one or more patterns of vias formed at a top layer of a composite stack, which may facilitate building the thin film transistors within the composite stack while using a reduced number of processing steps. Different configurations of the thin film transistors may be built using the fabrication techniques by utilizing different groups of the vias. Further, circuits and components of a memory device (e.g., decoder circuitry, interconnects between aspects of one or more memory arrays) may be constructed using the thin film transistors as described herein along with related via-based fabrication techniques.Type: GrantFiled: October 21, 2022Date of Patent: January 2, 2024Assignee: Micron Technology, Inc.Inventors: Hernan A. Castro, Stephen W. Russell, Stephen H. Tang
-
Patent number: 11854615Abstract: Methods, a memory device, and a system are disclosed to reduce power consumption in a cross-point memory device, including providing a first portion of a first pulse of a memory operation to a memory cell at a first time using a first capacitive discharge from a first discharge path, and providing a second portion of the first pulse of the memory operation to the memory cell at a second time, later than the first time, using a second discharge path.Type: GrantFiled: October 7, 2020Date of Patent: December 26, 2023Assignee: Micron Technology, Inc.Inventors: Hernan A. Castro, Jeremy M. Hirst, Eric S. Carman
-
Patent number: 11848072Abstract: Methods, systems, and devices for edgeless memory clusters are described. Systems, devices, and techniques are described for eliminating gaps between clusters by creating groups (e.g., domains) of clusters that are active at a given time, and using drivers within inactive clusters to perform array termination functions for abutting active clusters. Tiles on the edges of a cluster may have drivers that operate both for the cluster, and for a neighboring cluster, with circuits (e.g., a multiplexers) on the drivers to enable operations for both clusters.Type: GrantFiled: September 22, 2022Date of Patent: December 19, 2023Assignee: Micron Technology, Inc.Inventor: Hernan A. Castro
-
Publication number: 20230395159Abstract: Interfaces between higher voltage and lower voltage wafers and related apparatuses and methods are disclosed. An apparatus includes a memory wafer and a logic wafer. Data storage elements of an array are configured to perform an operation responsive to an operational voltage potential. The memory wafer also includes bitlines electrically connected to the data storage elements and isolation devices electrically connected to the bitlines. The logic wafer is bonded to the memory wafer. The logic wafer includes logic circuitry electrically connected to the bitlines through the isolation devices. A maximum voltage potential difference tolerance of the logic circuitry is less than an operational voltage potential difference between the operational voltage potential and a reference voltage potential of the logic circuitry.Type: ApplicationFiled: May 10, 2023Publication date: December 7, 2023Inventors: Michael A. Smith, Kunal R. Parekh, Hernan A. Castro
-
Patent number: 11817148Abstract: Techniques are provided for programming a self-selecting memory cell that stores a first logic state. To program the memory cell, a pulse having a first polarity may be applied to the cell, which may result in the memory cell having a reduced threshold voltage. During a duration in which the threshold voltage of the memory cell may be reduced (e.g., during a selection time), a second pulse having a second polarity (e.g., a different polarity) may be applied to the memory cell. Applying the second pulse to the memory cell may result in the memory cell storing a second logic state different than the first logic state.Type: GrantFiled: March 2, 2022Date of Patent: November 14, 2023Assignee: Micron Technology, Inc.Inventors: Hernan A. Castro, Innocenzo Tortorelli, Agostino Pirovano, Fabio Pellizzer
-
Publication number: 20230360681Abstract: Methods, systems, and devices for pulse based multi-level cell programming are described. A memory device may identify an intermediate logic state to store to a multi-level memory cell capable of storing three or more logic states. The memory device may apply a first pulse with a first polarity to the memory cell to store a SET or RESET state to the memory cell based on identifying the intermediate logic state. As such, the memory device may identify a threshold voltage of the memory cell that stores the SET or RESET state. The memory device may apply a quantity of pulses to the memory cell to store the identified intermediate logic state based on identifying the threshold voltage of the memory cell that stores the SET or RESET state. In some examples, the quantity of pulses may have a second polarity different than the first polarity.Type: ApplicationFiled: May 9, 2022Publication date: November 9, 2023Inventors: Hernan A. Castro, Mattia Boniardi, Innocenzo Tortorelli
-
Publication number: 20230282627Abstract: Semiconductor memory dies bonded to logic dies and associated systems and methods are disclosed. In an embodiment, a semiconductor die assembly includes a logic die and one or more memory dies directly bonded to the logic die. The logic die includes integrated circuits generated using relatively high temperature process steps whereas the memory dies include memory cells with materials generated using relatively low temperature process steps. The logic die and the memory dies have been separately fabricated in two different wafers such that process steps generating them can be optimized independently of each other. The resulting semiconductor device including the memory dies bonded to the logic die functions as a single device as if they were formed in a monolithic substrate. The resulting semiconductor device may be configured to perform artificial intelligence tasks.Type: ApplicationFiled: February 17, 2023Publication date: September 7, 2023Inventors: Kunal R. Parekh, Hernan A. Castro
-
Publication number: 20230284465Abstract: Semiconductor die stacks and associated systems and methods are disclosed. In an embodiment, a semiconductor die stack corresponds to a pair of a logic die and a memory die directly bonded together. The logic die includes integrated circuits generated by relatively high temperature process steps whereas the memory die includes memory cells with materials generated using relatively low temperature process steps. A logic wafer including the logic dies and a memory wafer including the memory dies are separately fabricated. Subsequently, the logic wafer and the memory wafer are directly bonded to generate the semiconductor die stacks. Either the logic dies or the memory dies include through-substrate vias (TSVs) to provide power and signals for the semiconductor die stacks. The resulting semiconductor devices operate as a single device as if they were formed in a monolithic substrate.Type: ApplicationFiled: February 17, 2023Publication date: September 7, 2023Inventors: Hernan A. Castro, Kunal R. Parekh
-
Patent number: 11715500Abstract: Row and/or column electrode lines for a memory device are staggered such that gaps are formed between terminated lines. Vertical interconnection to central points along adjacent lines that are not terminated are made in the gap, and vertical interconnection through can additionally be made through the gap without contacting the lines of that level.Type: GrantFiled: September 24, 2021Date of Patent: August 1, 2023Assignee: Micron Technology, Inc.Inventors: Hernan A. Castro, Everardo Torres Flores, Stephen H. S. Tang
-
Patent number: 11706934Abstract: Methods and apparatuses for a cross-point memory array and related fabrication techniques are described. The fabrication techniques described herein may facilitate concurrently building two or more decks of memory cells disposed in a cross-point architecture. Each deck of memory cells may include a plurality of first access lines (e.g., word lines), a plurality of second access lines (e.g., bit lines), and a memory component at each topological intersection of a first access line and a second access line. The fabrication technique may use a pattern of vias formed at a top layer of a composite stack, which may facilitate building a 3D memory array within the composite stack while using a reduced number of processing steps. The fabrication techniques may also be suitable for forming a socket region where the 3D memory array may be coupled with other components of a memory device.Type: GrantFiled: February 11, 2021Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventors: Hernan A. Castro, Stephen H. Tang, Stephen W. Russell
-
Patent number: 11653505Abstract: Methods and apparatuses for a cross-point memory array and related fabrication techniques are described. The fabrication techniques described herein may facilitate concurrently building two or more decks of memory cells disposed in a cross-point architecture. Each deck of memory cells may include a plurality of first access lines (e.g., word lines), a plurality of second access lines (e.g., bit lines), and a memory component at each topological intersection of a first access line and a second access line. The fabrication technique may use a pattern of vias formed at a top layer of a composite stack, which may facilitate building a 3D memory array within the composite stack while using a reduced number of processing steps. The fabrication techniques may also be suitable for forming a socket region where the 3D memory array may be coupled with other components of a memory device.Type: GrantFiled: February 11, 2021Date of Patent: May 16, 2023Assignee: Micron Technology, Inc.Inventors: Hernan A. Castro, Stephen H. Tang, Stephen W. Russell
-
Publication number: 20230126926Abstract: Methods, systems, and devices for edgeless memory clusters are described. Systems, devices, and techniques are described for eliminating gaps between clusters by creating groups (e.g., domains) of clusters that are active at a given time, and using drivers within inactive clusters to perform array termination functions for abutting active clusters. Tiles on the edges of a cluster may have drivers that operate both for the cluster, and for a neighboring cluster, with circuits (e.g., a multiplexers) on the drivers to enable operations for both clusters.Type: ApplicationFiled: September 22, 2022Publication date: April 27, 2023Inventor: Hernan A. Castro
-
Publication number: 20230107964Abstract: Methods, apparatuses, and systems for in-or near-memory processing are described. Bits of a first number may be stored on a number of memory elements, wherein each memory element of the number of memory elements intersects a bit line and a word line of a number of word lines. A number of signals corresponding to bits of a second number may be driven on the number of word lines to generate a number of output signals. A value equal to a product of the first number and the second number may be generated based on the number of output signals.Type: ApplicationFiled: December 2, 2022Publication date: April 6, 2023Inventors: Dmitri Yudanov, Sean S. Eilert, Hernan A. Castro, William A. Melton
-
Publication number: 20230105355Abstract: Methods and apparatuses for thin film transistors and related fabrication techniques are described. The thin film transistors may access two or more decks of memory cells disposed in a cross-point architecture. The fabrication techniques may use one or more patterns of vias formed at a top layer of a composite stack, which may facilitate building the thin film transistors within the composite stack while using a reduced number of processing steps. Different configurations of the thin film transistors may be built using the fabrication techniques by utilizing different groups of the vias. Further, circuits and components of a memory device (e.g., decoder circuitry, interconnects between aspects of one or more memory arrays) may be constructed using the thin film transistors as described herein along with related via-based fabrication techniques.Type: ApplicationFiled: October 21, 2022Publication date: April 6, 2023Inventors: Hernan A. Castro, Stephen W. Russell, Stephen H. Tang
-
Publication number: 20230073464Abstract: Subject matter disclosed herein relates to an integrated circuit device having a socket interconnect region for connecting a plurality of conductive lines at a first vertical level to interconnect structures formed at a second vertical level different from the first vertical level. The conductive lines include a plurality of contacted lines that are vertically connected to the interconnect structures at the socket interconnect region, a plurality of terminating lines terminating at the socket interconnect region, and a plurality of pass-through lines that pass through the socket interconnect region without being vertically connected and without being terminated at the socket interconnect region.Type: ApplicationFiled: November 9, 2022Publication date: March 9, 2023Inventor: Hernan A. Castro
-
Patent number: 11537861Abstract: Methods, apparatuses, and systems for in-or near-memory processing are described. Bits of a first number may be stored on a number of memory elements, wherein each memory element of the number of memory elements intersects a bit line and a word line of a number of word lines. A number of signals corresponding to bits of a second number may be driven on the number of word lines to generate a number of output signals. A value equal to a product of the first number and the second number may be generated based on the number of output signals.Type: GrantFiled: June 23, 2020Date of Patent: December 27, 2022Assignee: Micron Technology, Inc.Inventors: Dmitri Yudanov, Sean S. Eilert, Hernan A. Castro, William A. Melton