Patents by Inventor Hideaki Ishihara
Hideaki Ishihara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7664933Abstract: A microcomputer that can process plural tasks time-divisionally and in parallel, wherein one of a plural programs described by one of the tasks is described as a looped specific task in which the increment of program addresses is fixed, a program counter is usable as a timer counter, a peripheral function instruction is described in the specific task, the peripheral function instruction is set so as to indicate one or more general-purpose registers as an operand. The CPU executes the peripheral function instruction as one instruction and achieves information needed to execute the instruction by a general-purpose register and stores the execution result into the general-purpose registers. An instruction code encoding system includes an operation code and plural operands for indicating operation targets of an instruction in an instruction code and executing an instruction indicated by the operation code on the operation targets.Type: GrantFiled: January 12, 2006Date of Patent: February 16, 2010Assignee: DENSO CORPORATIONInventors: Masahiro Kamiya, Hideaki Ishihara, Kenji Yamada, Tsuyoshi Yamamoto
-
Publication number: 20100017585Abstract: A microcomputer that can process plural tasks time-divisionally and in parallel, wherein one of a plural programs described by one of the tasks is described as a looped specific task in which the increment of program addresses is fixed, a program counter is usable as a timer counter, a peripheral function instruction is described in the specific task, the peripheral function instruction is set so as to indicate one or more general-purpose registers as an operand. The CPU executes the peripheral function instruction as one instruction and achieves information needed to execute the instruction by a general-purpose register and stores the execution result into the general-purpose registers. An instruction code encoding system includes an operation code and plural operands for indicating operation targets of an instruction in an instruction code and executing an instruction indicated by the operation code on the operation targets.Type: ApplicationFiled: September 24, 2009Publication date: January 21, 2010Applicant: DENSO CORPORATIONInventors: Naoki Ito, Masahiro Kamiya, Hideaki Ishihara
-
Publication number: 20100017641Abstract: A communication system includes: a master; a plurality of slaves; and a bus for coupling among the master and the plurality of slaves in order to communicate asynchronously among the master and the plurality of slaves. The master supplies electricity to the bus in a power supply period. The master or the slave drives the bus for transmitting a one-bit data through the bus in a data transmission period. The power supply period and the data transmission period are successively performed so that data communication provided by a plurality of one-bit periods is performed among the master and the plurality of slaves. The master finely changes a communication frequency in the data communication. The master changes a drive level of the bus within a predetermined acceptable range in the data communication.Type: ApplicationFiled: September 22, 2009Publication date: January 21, 2010Applicant: DENSO CORPORATIONInventors: Katsutoyo Misawa, Masato Rinnai, Toshihiko Matsuoka, Hideaki Ishihara
-
Patent number: 7634547Abstract: When each slave ECU is powered on and activated while connected to a communication network through a harness, it reads out divided voltage potential applied by voltage dividing resistors in each ID determining signal line, and allows reception of a data packet transmitted from control ECU when a wait time corresponding to the divided voltage potential elapses. The control ECU successively transmits a data packet containing as a main body ID data to be allocated to each slave ECU, and each slave ECU sets ID data transmitted as its own ID.Type: GrantFiled: December 7, 2004Date of Patent: December 15, 2009Assignee: DENSO CORPORATIONInventors: Yukari Ishiguro, Hideaki Ishihara, Toshihiko Matsuoka
-
Patent number: 7631212Abstract: A communication system includes: a master; a plurality of slaves; and a bus for coupling among the master and the plurality of slaves in order to communicate asynchronously among the master and the plurality of slaves. The master supplies electricity to the bus in a power supply period. The master or the slave drives the bus for transmitting a one-bit data through the bus in a data transmission period. The power supply period and the data transmission period are successively performed so that data communication provided by a plurality of one-bit periods is performed among the master and the plurality of slaves. The master finely changes a communication frequency in the data communication. The master changes a drive level of the bus within a predetermined acceptable range in the data communication.Type: GrantFiled: March 20, 2007Date of Patent: December 8, 2009Assignee: DENSO CORPORATIONInventors: Katsutoyo Misawa, Masato Rinnai, Toshihiko Matsuoka, Hideaki Ishihara
-
Patent number: 7581128Abstract: A microcomputer includes a CPU, a program memory for storing a subroutine program, peripheral circuits, a clock circuit, and a voltage drop detection circuit. When the voltage drop detection circuit detects the voltage drop at the end of a power line, a frequency of a clock signal provided through the clock circuit to the CPU is divided down and a supply of a clock signal provided to the peripheral circuits is stopped. The CPU executes the subroutine program, thereby resuming the supply of the clock signal provided to the peripheral circuits.Type: GrantFiled: February 21, 2006Date of Patent: August 25, 2009Assignee: DENSO CORPORATIONInventors: Kenji Yamada, Hideaki Ishihara
-
Publication number: 20090204841Abstract: A signal processing apparatus for processing a periodic signal outputted from a signal source has a central processing unit and a task switch timer. The central processing unit performs multiple tasks including a signal processing task in parallel. In the signal processing task, the central processing unit starts to process the periodic signal after performing a synchronization processing to synchronize with the periodic signal, setting the task switch timer to a predetermined time upon completion of the synchronization processing, and enabling an interrupt to the central processing unit upon completion of the synchronization processing. The task switch timer disables the interrupt to the central processing unit immediately before expiring. The task switch timer outputs a task switch signal to the central processing unit when expiring, so that the central processing unit switches to the signal processing task.Type: ApplicationFiled: February 5, 2009Publication date: August 13, 2009Applicant: DENSO CORPORATIONInventors: Akimasa Niwa, Masahiro Kamiya, Hideaki Ishihara, Yoshinori Teshima
-
Patent number: 7571260Abstract: A microcomputer includes a CPU, multiple resources, and an output circuit having an address decoder. The CPU outputs an address signal to the address decoder. The address decoder decodes the address signal and the output circuit outputs a select signal to at least one of the resources in accordance with the decoded address signal. Each of the resources is writable by the CPU when receiving the select signal. When the address signal indicates a predetermined address, the output circuit outputs the select signal to at least two of the resources at a time. Thus, data can be written to the multiple resources at a time. Therefore, the CPU can write the data to the multiple resources within a reduced time by using the output circuit.Type: GrantFiled: October 3, 2006Date of Patent: August 4, 2009Assignee: DENSO CORPORATIONInventors: Shinichiro Taguchi, Kenji Yamada, Hideaki Ishihara
-
Patent number: 7560996Abstract: In a DPLL circuit, when the size of a data value which is output from a data latch circuit and should be naturally set in a 11-bit down-counter becomes equal to or more than 12 bits, an overflow preventing circuit substitutes the 11-bit data for the data value.Type: GrantFiled: July 31, 2007Date of Patent: July 14, 2009Assignee: DENSO CORPORATIONInventors: Yasuyuki Ishikawa, Yoshinori Teshima, Hideaki Ishihara
-
Patent number: 7554415Abstract: A microcomputer includes an oscillator for generating a clock signal having a frequency by using a CR circuit, a multiplier for outputting the clock signal having a multiplied frequency relative to the frequency generated by the oscillator based on data from an external source, a temperature detection unit for detecting temperature at a proximity of the CR circuit, a storage unit for storing data that enables the multiplied frequency of the clock signal in an output from the multiplier to have a constant value based on a temperature-dependent oscillation characteristic of the oscillator, and a control unit for setting a multiplication value for generating the multiplied frequency of the clock signal to the multiplier based on the data in the storage unit that is correlated to the temperature detected by the temperature detection unit.Type: GrantFiled: December 19, 2006Date of Patent: June 30, 2009Assignee: DENSO CORPORATIONInventors: Toshihiko Matsuoka, Hideaki Ishihara
-
Publication number: 20090159547Abstract: A boom component display apparatus 1 of the present invention is provided with processing units 4, connector assemblies 6 and a display unit 5. The processing units 4 are installed on each of a plurality of unit booms 11a thru 11g that compose a boom assembly 3 of a crane 100 and outputs identification information of each unit boom. The connector assemblies 6 transmits the identification information outputted from the processing units 4. The display unit 5 displays a connecting sequence information to show the relation between the connecting sequence of a plurality of unit booms 11a thru 11g and the identification information of a plurality of unit booms 11a thru 11g, basing on the identification information sent from the processing units 4 through the connector assemblies 6. By depending upon the boom component display apparatus of the present invention, it is possible to prevent the unit booms from being assembled in the wrong connecting sequences.Type: ApplicationFiled: December 5, 2008Publication date: June 25, 2009Applicant: Kobelco Cranes Co., Ltd.Inventor: Hideaki ISHIHARA
-
Publication number: 20090106572Abstract: A sub-microcomputer having a sub-CPU and a power supply control section that controls the power supply to a main microcomputer is disposed in addition to the main microcomputer having a main CPU. A sub-clock section that supplies a sub-clock signal having a lower frequency to the sub-microcomputer can change over between a continuous mode and an intermittent mode. When the main CPU gives an operation stop notification to the sub-CPU, the sub-CPU recognizes the notification, stops the power supply to the main microcomputer, and sets the sub-clock section to the intermittent mode. The sub-CPU determines that the operation state condition is satisfied in the period of the intermittent mode, the sub-CPU changes over the sub-clock section to the continuous mode to restart the power supply to the main microcomputer.Type: ApplicationFiled: October 7, 2008Publication date: April 23, 2009Applicant: DENSO CORPORATIONInventors: Shinichirou Taguchi, Kenji Yamada, Akimitsu Inoue, Hideaki Ishihara
-
Publication number: 20090096504Abstract: A data reception apparatus includes: an oscillation circuit that multiplies or divides an oscillation signal from a CR oscillator based on a cycle setting value, and outputs a clock signal corresponding to the multiplied or divided oscillation signal; a temperature detector; a memory; a clock cycle setting element that reads the cycle setting value corresponding to the temperature from the memory, and inputs the cycle setting value into the oscillation circuit; a receiver that receives a data signal defined by the clock signal; a measurement element that measures a unit bit length of the data signal by counting the clock signal; and a correction element that corrects the cycle setting value based on a count value of the clock signal and a reference count value of a reference cycle corresponding to the unit bit length, and rewrites the cycle setting value with the corrected cycle setting value.Type: ApplicationFiled: October 9, 2008Publication date: April 16, 2009Applicant: DENSO CORPORATIONInventors: Kazushi Matsuo, Toshihiko Matsuoka, Hideaki Ishihara
-
Patent number: 7519753Abstract: A communication system includes a master control unit, a plurality of slave control units, and buses connecting the master control unit and the slave control units for the asynchronous communication. When the master control unit starts the communication, each slave control unit transmits a plurality of data bits represented by whether the buses be driven to the master control unit in data transmission periods assigned to the slave control units based on a start of communication, and the master control unit drives the buses to insert a period for supplying power while data bits are being transmitted in the data transmission period. The slave control unit provides a non-driving period, which stops driving the buses, at an end of the data bit transmission period.Type: GrantFiled: September 12, 2006Date of Patent: April 14, 2009Assignee: DENSO CORPORATIONInventors: Katsutoyo Misawa, Masato Rinnai, Toshihiko Matsuoka, Yoshinori Teshima, Hideaki Ishihara
-
Publication number: 20090051764Abstract: An endoscope system has a light source apparatus and an endoscope including an illumination optical system and an objective optical system. At least the objective optical system of the endoscope is provided with an adjustable diaphragm, and in a light path in one of the light source apparatus, the illumination optical system, and the objective optical system, an insertable/retractable filter for observation for special light is provided. The adjustable diaphragm performs a closing operation or an opening operation only when the filter for observation for special light is inserted into the light path.Type: ApplicationFiled: October 20, 2008Publication date: February 26, 2009Applicants: OLYMPUS MEDICAL SYSTEMS CORP., OLYMPUS CORPORATIONInventors: Hiroshi ISHII, Seiji IWASAKI, Masahiro KAWAUCHI, Hideaki ISHIHARA, Susumu TAKAHASHI, Shinichi NAKAMURA, Azusa NOGUCHI, Hideyasu TAKATO, Tsutomu SASAMOTO
-
Publication number: 20090009211Abstract: A microcomputer for functioning according to operation modes includes: a mode counter that counts the number of times of level change in a signal applied to a mode setting terminal; a mode decoder that decodes output data of the mode counter to output a mode signal, which represents one operation mode; a clock input terminal; a data terminal through which serial data is inputted synchronously with a serial clock signal applied to the clock input terminal; a serial-to-parallel conversion unit that converts the serial data into parallel data and stores the parallel data in an input data buffer; and a switching means that switches to a state that a CPU can access to the input data buffer in a test mode. In the test mode, test instruction data is capable of being inputted from an external circuit.Type: ApplicationFiled: May 29, 2008Publication date: January 8, 2009Applicant: DENSO CORPORATIONInventors: Naoki Ito, Hideaki Ishihara, Toshihiko Matsuoka, Katsutoyo Misawa
-
Patent number: 7467294Abstract: A microcomputer includes a plurality of operation mode selecting terminals to which data for selecting plural operation modes are set. The plurality of operation mode selecting terminals is designed so as to be usable as general-purpose input terminals or output terminals. A decoder decodes the data set to the plurality of operation mode selecting terminals and outputting a mode signal for switching an internal function in accordance with a selected operation mode. A timing signal output unit outputs to the decoder a timing signal for making the decoder execute a decode operation. The timing signal output unit outputs the timing signal when at least one of power-on-reset and an externally controlled reset is varied from an active state to an inactive state.Type: GrantFiled: November 10, 2005Date of Patent: December 16, 2008Assignee: DENSO CORPORATIONInventors: Toshihiko Matsuoka, Naoki Ito, Hideaki Ishihara, Yasuyuki Ishikawa
-
Patent number: 7466159Abstract: A semiconductor integrated circuit includes: a package; semiconductor chips in the package including a signal terminal; and a wiring connecting signal terminals. One semiconductor chip is a test object chip including a probe terminal and a test object terminal. The probe terminal connects to an external terminal for testing the test object terminal. The test object chip further includes: a common wiring for connecting the probe terminal and the test object terminal; a first switch for connecting/disconnecting the probe terminal and the common wiring; a second switch for connecting/disconnecting the test object terminal and the common wiring; and a test signal interrupting element for interrupting the test signal to be inputted into an input circuit of the probe terminal.Type: GrantFiled: October 26, 2006Date of Patent: December 16, 2008Assignee: DENSO CORPORATIONInventors: Naoki Ito, Hideaki Ishihara, Yoshinori Teshima, Chikara Kobayashi
-
Publication number: 20080303497Abstract: A semiconductor integrated circuit device for controlling an external output transistor is provided. The semiconductor integrated circuit device comprises: a first power supply circuit including an output circuit and providing a first series regulator in cooperation with the output external transistor; and a plurality of terminals. The plurality of terminals includes a control signal output terminal and high and low electric potential side power supply terminals for supplying electric power to the first power supply circuit. At least one of the high and low electric potential side power supply terminals is arranged adjacent to the control signal output terminal and defined as a first terminal. Short-circuiting between the control signal output terminal and the first terminal causes the external output transistor to switch into an off state.Type: ApplicationFiled: March 19, 2008Publication date: December 11, 2008Applicant: DENSO CORPORATIONInventors: Shinichirou Taguchi, Yasuyuki Ishikawa, Akira Suzuki, Hideaki Ishihara
-
Patent number: 7444529Abstract: A CPU, when shifting to a sleep mode, discontinues the oscillating operations of an oscillation circuit and of a frequency multiplier circuit through a low power consumption control circuit. A flash power source circuit discontinues the oscillating operations of the circuits or interrupts or resumes the supply of an external power source in response to resumption of the halted operation. When the CPU is to be shifted to the sleep mode, the frequency multiplier circuit holds the set oscillation control conditions. When the oscillating operation is to be resumed, operates based on the oscillation control conditions that are held. When the sleep mode is reset, the CPU makes access to the mask ROM and immediately reads out a control program that is to be executed right after the wakeup.Type: GrantFiled: September 29, 2005Date of Patent: October 28, 2008Assignee: DENSO CORPORATIONInventors: Toshihiko Matsuoka, Hideaki Ishihara, Yukari Sugiura