Patents by Inventor Hidekazu Osano
Hidekazu Osano has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9292424Abstract: A memory controller includes: a determination part configured to determine a type of a DIMM having a different address line topology based on SPD; a slew rate setting part configured to set a slew rate of an address signal based on the type of the DIMM determined by the determination part; and a delay setting part configured to set a data delay amount when reading/writing data.Type: GrantFiled: July 9, 2013Date of Patent: March 22, 2016Assignee: FUJITSU LIMITEDInventors: Hideyuki Sakamaki, Hidekazu Osano, Hiroshi Nakayama, Kazuya Takaku, Masanori Higeta
-
Patent number: 8972619Abstract: In a processing system including a processing apparatus, an input/output apparatus and communication apparatuses, the communication apparatus includes: a first instructing unit that issues a configuration change instruction in accordance with set configuration information to the processing apparatus and the input/output apparatus; and a first setting unit that, when an operation change completion notification corresponding to the configuration change instruction is received, sets the configuration information in accordance with a state established after a configuration change, and each of the processing apparatus and the input/output apparatus includes: a second setting unit that sets the configuration information in accordance with the configuration change instruction received from the communication apparatus; a second instructing unit that issues an operation change instruction in accordance with the set configuration information; and a notifying unit that, when the operation change is completed, issues anType: GrantFiled: February 22, 2013Date of Patent: March 3, 2015Assignee: Fujitsu LimitedInventors: Hidekazu Osano, Hideyuki Sakamaki
-
Patent number: 8910007Abstract: An error check apparatus including, a packet protocol error check processing circuit configure to detect a protocol error of a packet, a retry control circuit configured to receive the protocol error of the packet from the packet protocol error check processing circuit, and to perform request for retry for data of the packet if the received protocol error has not been detected from a packet retransmitted by retry request, and an error notification circuit configured to notify of the protocol error of the packet to a processing unit in a higher-level layer if the protocol error is not a first protocol error for the packet.Type: GrantFiled: September 2, 2011Date of Patent: December 9, 2014Assignee: Fujitsu LimitedInventors: Takayuki Kinoshita, Hidekazu Osano, Yoshikazu Iwami, Makoto Hataida
-
Patent number: 8837505Abstract: An arbitration method includes a first process to perform a path control to transfer data from physically plural input ports logically having plural virtual channels to an arbitrary one of the plural output ports, wherein only one channel is selectable at one input port at an arbitrary point in time, by performing an arbitration among the channels of each of the plural input ports according to an arbitrary arbitration algorithm other than a time-division algorithm, and a second process to perform an arbitration among the plural input ports according to the arbitrary arbitration algorithm. The arbitrary arbitration algorithm used in the first and second processes is switched to the time-division algorithm for a predetermined time in response to a trigger.Type: GrantFiled: September 16, 2011Date of Patent: September 16, 2014Assignee: Fujitsu LimitedInventors: Makoto Hataida, Toshikazu Ueki, Takayuki Kinoshita, Yoshikazu Iwami, Hidekazu Osano
-
Publication number: 20140040680Abstract: A memory controller receives a read request and also issues a patrol request at a predetermined time interval so as to determine whether any error occurs in data stored in a DIMM. Furthermore, the memory controller generates a patrol address that is the subject of the subsequently issued patrol request. When the memory controller receives a read request, the memory controller compares the patrol address with the read address that is the subject of the received read request. When the read address matches the patrol address, the memory controller cancels the issuance of the subsequent patrol request.Type: ApplicationFiled: October 23, 2013Publication date: February 6, 2014Applicant: FUJITSU LIMITEDInventors: Kazuya TAKAKU, Hiroshi NAKAYAMA, Hideyuki SAKAMAKI, Hidekazu OSANO, Masanori HIGETA
-
Patent number: 8631152Abstract: A system transmits a data packet from a transmitting apparatus to a receiving apparatus. The receiving apparatus includes a receive buffer, and a size specifying information transmitting unit that transmits size specifying information to the transmitting apparatus. The transmitting apparatus includes a transmit buffer, a credit storage unit that stores, as a credit, a value corresponding to a total size of all data packets stored in the receive buffer, a credit adding unit that adds a credit to the stored credit on transmitting a data packet, a credit subtracting unit that specifies a size of a read-out data packet on receiving the size specifying information, subtracts a credit corresponding to the specified size from a stored credit, and a transmission controlling unit that controls data packet transmission based on a credit stored in the credit storage unit.Type: GrantFiled: April 22, 2009Date of Patent: January 14, 2014Assignee: Fujitsu LimitedInventors: Hidekazu Osano, Hiroshi Nakayama
-
Publication number: 20130297895Abstract: A memory controller includes: a determination part configured to determine a type of a DIMM having a different address line topology based on SPD; a slew rate setting part configured to set a slew rate of an address signal based on the type of the DIMM determined by the determination part; and a delay setting part configured to set a data delay amount when reading/writing data.Type: ApplicationFiled: July 9, 2013Publication date: November 7, 2013Inventors: Hideyuki SAKAMAKI, Hidekazu OSANO, Hiroshi NAKAYAMA, Kazuya TAKAKU, Masanori HIGETA
-
Publication number: 20130275484Abstract: A separation circuit separates a 32-bit dividend, (e.g., 1695) into 4-bit segments and outputs 9 separated dividends. The position of each dividend counted from the dividend having the lowest bit is i. A first output circuit concatenates at the end of a dividend, 0s of number equal to an integer multiple of 4 bits. Each calculation circuit outputs an 8-bit quotient, a numerical value created by the first output circuit divided by 3(=2n?1 and n=2), and outputs from a second output circuit, a first bit sequence that is the upper 4 bits of the 8-bit quotient, and a second bit sequence in which i sets of lower 4 bits of the 8-bit quotient are arranged. A quotient addition circuit outputs, as a quotient of 1695 divided by 3, the sum of values each including the first bit sequence at upper bits and the second bit sequence at lower bits.Type: ApplicationFiled: June 6, 2013Publication date: October 17, 2013Inventors: Hidekazu Osano, HIDEYUKI Sakamaki, Hiroshi Nakayama, Kazuya Takaku, Masanori Higeta
-
Patent number: 8539127Abstract: A linkup state generating method for generating a state in which linkup is completed in first and second information processing apparatuses, the first and second information processing apparatuses each including a linkup function of, with parameter exchange, comparing parameters included in the first and second information processing apparatuses and adjusting specifications of the parameters so that the specifications of the parameters match each other, the linkup state generating method including setting, from the outside, a parameter in the first information processing apparatus so that a specification of the parameter included in the first information processing apparatus matches a specification of a parameter included in the second information processing apparatus, and sending, from the first information processing apparatus, a signal received from the second information processing apparatus to the second information processing apparatus in a manner that the second information processing apparatus recogniType: GrantFiled: December 3, 2009Date of Patent: September 17, 2013Assignee: Fujitsu LimitedInventors: Yoshikazu Iwami, Hidekazu Osano, Takayuki Kinoshita
-
Publication number: 20120239996Abstract: A memory controller which is connected to a memory module having an ECC (Error Check and Correction) function and which controls access to the memory module, the memory controller, has an error detection unit configured to detect an error bit and a position of the error bit by reading, from the memory module, information on codes of the ECCs corresponding to a plurality of read data read from the memory module, a buffer configured to temporarily store the plurality of read data, and a determination unit configured to determine, when the plurality of read data stored in the buffer include a number of data in which a correctable error is detected by the error detection unit and error detection positions of the detected data are the same as each other, that a correctable error is included in a group of the plurality of read data.Type: ApplicationFiled: February 22, 2012Publication date: September 20, 2012Applicant: FUJITSU LIMITEDInventors: Masanori HIGETA, Hiroshi Nakayama, Hidekazu Osano, Hideyuki Sakamaki, Kazuya Takaku
-
Patent number: 8234428Abstract: An arbitration device including: a first measuring circuit to measure a first period; a second measuring circuit to measure a second period; a second selection circuit to select and output the first period or the second period according to a first selection signal; a first control circuit to output the first selection signal according to the first period and the second period; a third selection circuit to select a third data or either the first data or the second data according to a second selection signal; a third measuring circuit to measure a third period; a fourth measuring circuit to measure a fourth period; and a second control circuit to output the second selection signal according to either the selected first period or the selected second period and the third period and the fourth period.Type: GrantFiled: July 26, 2011Date of Patent: July 31, 2012Assignee: Fujitsu LimitedInventors: Hidekazu Osano, Takayuki Kinoshita, Yoshikazu Iwami, Makoto Hataida
-
Publication number: 20110320900Abstract: An error check apparatus including, a packet protocol error check processing circuit configure to detect a protocol error of a packet, a retry control circuit configured to receive the protocol error of the packet from the packet protocol error check processing circuit, and to perform request for retry for data of the packet if the received protocol error has not been detected from a packet retransmitted by retry request, and an error notification circuit configured to notify of the protocol error of the packet to a processing unit in a higher-level layer if the protocol error is not a first protocol error for the packet.Type: ApplicationFiled: September 2, 2011Publication date: December 29, 2011Applicant: FUJITSU LIMITEDInventors: Takayuki Kinoshita, Hidekazu Osano, Yoshikazu Iwami, Makoto Hataida
-
Publication number: 20110283032Abstract: An arbitration device including: a first measuring circuit to measure a first period; a second measuring circuit to measure a second period; a second selection circuit to select and output the first period or the second period according to a first selection signal; a first control circuit to output the first selection signal according to the first period and the second period; a third selection circuit to select a third data or either the first data or the second data according to a second selection signal; a third measuring circuit to measure a third period; a fourth measuring circuit to measure a fourth period; and a second control circuit to output the second selection signal according to either the selected first period or the selected second period and the third period and the fourth period.Type: ApplicationFiled: July 26, 2011Publication date: November 17, 2011Applicant: FUJITSU LIMITEDInventors: Hidekazu OSANO, Takayuki Kinoshita, Yoshikazu Iwami, Makoto Hataida
-
Patent number: 8032807Abstract: A scan control method for a circuit device connected with a first bus and having a test access port controller, including setting information indicating a register to be scanned in the circuit device, a number of scan shifts and a scan start via a second bus different from the first bus, and generating based on the information set, by using a sequencer, a signal replacing a test mode signal and a test reset signal transferred via the first bus during testing of the circuit device, and supplying the signal to the test access port controller.Type: GrantFiled: March 3, 2009Date of Patent: October 4, 2011Assignee: Fujitsu LimitedInventors: Yoshikazu Iwami, Takayuki Kinoshita, Hidekazu Osano
-
Patent number: 8015465Abstract: A scan control method of a circuit device including setting information indicating scan mode in a register is provided. The scan control method includes cutting an output of scan-out data to a test access port controller and an input of scan-in data from a data register based on information set in the register, and controlling a connection between a scan register and a data register. Each data/scan register includes data registers for the same number of chains to be scanned at the same time. Data set in one data register may be kept in all the data registers in parallel and scanned in all the scan chains in a scan-in process in the broadcast mode. The data set in the data register may be kept in the data register corresponding to the scan register and scanned in the corresponding scan chain, in a scan-in process in the parallel mode.Type: GrantFiled: February 12, 2009Date of Patent: September 6, 2011Assignee: Fujitsu LimitedInventors: Yoshikazu Iwami, Takayuki Kinoshita, Hidekazu Osano
-
Patent number: 7949080Abstract: A phase amount added to a clock signal or a plurality of data signals for adjusting a phase relationship therebetween in a reception apparatus is changed, and, a result of the phase adjusting operation is stored when the phase amount added to the clock signal or the plurality of data signals is changed.Type: GrantFiled: November 28, 2007Date of Patent: May 24, 2011Assignee: Fujitsu LimitedInventors: Hiroshi Nakayama, Hidekazu Osano
-
Publication number: 20110069717Abstract: A data transfer device includes a plurality of input queues, a plurality of arbitration control units provided for the respective input queues, and an input queue selecting unit that selects any one of the input queues based on a priority set for each input queue, and outputs data from the selected input queue. Each arbitration control unit includes a register that stores therein a predetermined upper limit, a counter that counts the amount of data output from a corresponding input queue, and a control circuit that, when a value of the counter becomes equal to or greater than the upper limit stored in the register, causes the input queue selecting unit to update the priority and resets the value of the counter.Type: ApplicationFiled: November 22, 2010Publication date: March 24, 2011Applicant: Fujitsu LimitedInventors: Hidekazu Osano, Takayuki Kinoshita, Yoshikazu Iwami, Makoto Hataida
-
Patent number: 7814356Abstract: A mutual electrically connecting part mutually connects a plurality of information processing parts, wherein the mutual connecting part comprises a phase adjusting part configured to adjust a phase from each of the respective ones of the plurality of information processing parts; and the mutual connecting part further has a power supply cut signal transmitting part transmitting a power supply cut signal, indicating that power supply to any one of the plurality of information processing parts is cut, to the phase adjusting part corresponding to the information processing part; and an initializing part initializing the phase adjusting part corresponding to the information proceeding part for which power supply is cut, in response to the transmission of the power supply cut signal from the power supply cut signal transmitting part.Type: GrantFiled: April 24, 2007Date of Patent: October 12, 2010Assignee: Fujitsu LimitedInventors: Hidekazu Osano, Hiroshi Nakayama
-
Publication number: 20100228869Abstract: A linkup state generating method for generating a state in which linkup is completed in first and second information processing apparatuses, the first and second information processing apparatuses each including a linkup function of, with parameter exchange, comparing parameters included in the first and second information processing apparatuses and adjusting specifications of the parameters so that the specifications of the parameters match each other, the linkup state generating method including setting, from the outside, a parameter in the first information processing apparatus so that a specification of the parameter included in the first information processing apparatus matches a specification of a parameter included in the second information processing apparatus, and sending, from the first information processing apparatus, a signal received from the second information processing apparatus to the second information processing apparatus in a manner that the second information processing apparatus recogniType: ApplicationFiled: December 3, 2009Publication date: September 9, 2010Applicant: FUJITSU LIMITEDInventors: Yoshikazu IWAMI, Hidekazu Osano, Takayuki Kinoshita
-
Publication number: 20090249145Abstract: A scan control method of a circuit device including setting information indicating scan mode in a register is provided. The scan control method includes cutting an output of scan-out data to a test access port controller and an input of scan-in data from a data register based on information set in the register, and controlling a connection between a scan register and a data register. Each data/scan register includes data registers for the same number of chains to be scanned at the same time. Data set in one data register may be kept in all the data registers in parallel and scanned in all the scan chains in a scan-in process in the broadcast mode. The data set in the data register may be kept in the data register corresponding to the scan register and scanned in the corresponding scan chain, in a scan-in process in the parallel mode.Type: ApplicationFiled: February 12, 2009Publication date: October 1, 2009Applicant: Fujitsu LimitedInventors: Yoshikazu IWAMI, Takayuki KINOSHITA, Hidekazu OSANO