Patents by Inventor Hidetoshi Nishimura
Hidetoshi Nishimura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140100370Abstract: A method of producing an oxidized compound is disclosed. An electric potential is measured of an oxidation reaction solution for producing an oxidized compound by an oxidation reaction, and an end point is determined of the oxidation reaction on the basis of a predefined decrease of the electric potential. Preferably, after the electric potential of the oxidation reaction solution is reached to a highest electric potential, a point is determined where the amount of an electric potential dropped from the highest electric potential reaches the predefined amount of an electric potential as the end point of the oxidation reaction. The method also may introduce an oxidation reaction terminating agent to the oxidation reaction solution immediately after determining the end point of the oxidation reaction.Type: ApplicationFiled: October 31, 2013Publication date: April 10, 2014Applicant: TAKEDA PHARMACEUTICAL COMPANY LIMITEDInventors: Masayoshi Kaneko, Shigeo Yabuno, Kenji Iwaoka, Hidetoshi Nishimura
-
Patent number: 8692336Abstract: A well potential supply region is provided in an N-type well region of a cell array. Adjacent gates disposed in both sides of the well potential supply region in the horizontal direction and adjacent gates disposed in further both sides thereof are disposed at the same pitch. In addition, an adjacent cell array includes four gates each of which is opposed to the adjacent gates in the vertical direction. In other words, regularity in the shape of the gate patterns in the periphery of the well potential supply region is maintained.Type: GrantFiled: March 15, 2012Date of Patent: April 8, 2014Assignee: Panasonic CorporationInventors: Masaki Tamaru, Kazuyuki Nakanishi, Hidetoshi Nishimura
-
Patent number: 8648392Abstract: A plurality of PMOS transistors are provided on a substrate along an X-axis direction such that a gate length direction of each of the PMOS transistors is parallel to the X-axis direction. A plurality of NMOS transistors are provided on the substrate along the X-axis direction such that a gate length direction of each of the NMOS transistors is parallel to the X-axis direction, and each of the plurality of NMOS transistors is opposed to a corresponding one of the PMOS transistors in the Y-axis direction. Gate lines respectively correspond to the PMOS transistors and the NMOS transistors, and are arranged parallel to each other and extend linearly along the Y-axis direction such that each of the gate lines passes through gate areas of the PMOS transistors and NMOS transistors which correspond to each of the gate lines.Type: GrantFiled: November 16, 2010Date of Patent: February 11, 2014Assignee: Panasonic CorporationInventors: Hidetoshi Nishimura, Masaki Tamaru
-
Patent number: 8592598Abstract: The instant invention describes a method of producing a crystal of an imidazole compound or a salt thereof, which comprises suspending a solvate of the imidazole compound into a solution containing water, alcohol, and a basic substance.Type: GrantFiled: September 13, 2005Date of Patent: November 26, 2013Assignee: Takeda Pharmaceutical Company LimitedInventors: Masayoshi Kaneko, Shigeo Yabuno, Kenji Iwaoka, Hidetoshi Nishimura
-
Publication number: 20130286191Abstract: In a defect inspecting apparatus, the strength of a fatal defect signal decreases due to miniaturization. Thus, in order to assure a high SN ratio, it is necessary to reduce noises caused by scattered light from a wafer. Roughness of a pattern edge and surface roughness which serve as a scattered-light source are spread over the entire wafer. The present invention has discovered the fact that reduction of an illuminated area is a technique effective for decreasing noises. That is to say, the present invention has discovered the fact that creation of an illuminated area having a spot shape and reduction of the dimension of a spot beam are effective. A plurality of temporally and spatially divided spot beams are radiated to the wafer serving as a sample.Type: ApplicationFiled: November 2, 2011Publication date: October 31, 2013Applicant: HITACHI HIGH-TECHNOLOGIES CORPORATIONInventors: Masaaki Ito, Hidetoshi Nishimura, Takahiro Jingu
-
Patent number: 8426978Abstract: A first wiring (1) has a bending portion (2), a first wiring region (1a) extending from the bending portion (2) in the X direction, and a second wiring region (1b) extending from the bending portion (2) in the Y direction. A via (3) is formed under the wiring (1). The via (3) is formed so as not to overlap with a region of the bending portion (2) in the first wiring region (1a). The length of the via (3) in the X direction (x) is longer than the length thereof in the Y direction (y) and both ends of the via (3) in the Y direction overlap with both ends of the first wiring region (1a) in the Y direction.Type: GrantFiled: January 14, 2010Date of Patent: April 23, 2013Assignee: Panasonic CorporationInventors: Miwa Ichiryu, Hiroyuki Uehara, Hidetoshi Nishimura
-
Patent number: 8368225Abstract: A layout structure of a semiconductor integrated circuit is provided with which narrowing and breaking of metal interconnects near a cell boundary can be prevented without increasing the data amount and processing time for OPC. A cell A and a cell B are adjacent to each other along a cell boundary. The interconnect regions of metal interconnects from which to the cell boundary no other interconnect region exists are placed to be substantially axisymmetric with respect to the cell boundary, while sides of diffusion regions facing the cell boundary are asymmetric with respect to the cell boundary.Type: GrantFiled: May 23, 2011Date of Patent: February 5, 2013Assignee: Panasonic CorporationInventors: Tomoaki Ikegami, Hidetoshi Nishimura, Kazuyuki Nakanishi
-
Publication number: 20120256234Abstract: First, second, and third power wirings and plurality of first signal wirings are formed on the upper layer of a semiconductor substrate, and at least one second signal wiring is formed on the upper layer of the plurality of first signal wirings. First and second power wirings are mutually separated in the cell height direction and extended in the cell width direction. Third power wiring extends between the first and second power wirings in the cell width direction. The plurality of first signal wirings are separated from first, second, and third power wirings, and electrically connected to at least one of the plurality of circuit elements. At least one second signal wiring extends in the cell width direction, and electrically connected to at least one of the plurality of circuit elements and the plurality of first signal wirings.Type: ApplicationFiled: March 22, 2012Publication date: October 11, 2012Applicant: PANASONIC CORPORATIONInventors: HIDETOSHI NISHIMURA, TOMOAKI IKEGAMI
-
Publication number: 20120168875Abstract: A well potential supply region is provided in an N-type well region of a cell array. Adjacent gates disposed in both sides of the well potential supply region in the horizontal direction and adjacent gates disposed in further both sides thereof are disposed at the same pitch. In addition, an adjacent cell array includes four gates each of which is opposed to the adjacent gates in the vertical direction. In other words, regularity in the shape of the gate patterns in the periphery of the well potential supply region is maintained.Type: ApplicationFiled: March 15, 2012Publication date: July 5, 2012Applicant: PANASONIC CORPORATIONInventors: MASAKI TAMARU, KAZUYUKI NAKANISHI, HIDETOSHI NISHIMURA
-
Patent number: 8159013Abstract: There is provided a layout structure of a semiconductor integrated circuit capable of preventing the thinning of a metal wiring line close to a cell boundary and wire breakage therein without involving increases in the amount of data for OPC correction and OPC process time. In a region interposed between a power supply line and a ground line each placed to extend in a first direction, first and second cells each having a transistor and an intra-cell line each for implementing a circuit function are placed to be adjacent to each other in the first direction. In a boundary portion between the first and second cells, a metal wiring line extending in a second direction orthogonal to the first direction is placed so as not to short-circuit the power supply line and the ground line.Type: GrantFiled: February 24, 2009Date of Patent: April 17, 2012Assignee: Panasonic CorporationInventors: Hidetoshi Nishimura, Hiroyuki Shimbo, Tetsurou Toubou, Hiroki Taniguchi, Hisako Yoneda
-
Patent number: 8143724Abstract: This invention prevents a break in a signal wire disposed between wire ends due to attenuation and improves production yields of devices. In a standard cell, a first signal wire extends in a first direction. Second and third signal wires extend in a second direction substantially perpendicular to the first direction and are facing each other across the first signal wire. The second and third signal wires have the widths larger than the width of the first signal wire.Type: GrantFiled: August 16, 2011Date of Patent: March 27, 2012Assignee: Panasonic CorporationInventors: Ritsuko Ozoe, Hiroki Taniguchi, Hidetoshi Nishimura, Masaki Tamaru, Hideaki Kondo
-
Publication number: 20110298138Abstract: This invention prevents a break in a signal wire disposed between wire ends due to attenuation and improves production yields of devices. In a standard cell, a first signal wire extends in a first direction. Second and third signal wires extend in a second direction substantially perpendicular to the first direction and are facing each other across the first signal wire. The second and third signal wires have the widths larger than the width of the first signal wire.Type: ApplicationFiled: August 16, 2011Publication date: December 8, 2011Applicant: Panasonic CorporationInventors: Ritsuko OZOE, Hiroki Taniguchi, Hidetoshi Nishimura, Masaki Tamaru, Hideaki Kondo
-
Patent number: 8022549Abstract: This invention prevents a break in a signal wire disposed between wire ends due to attenuation and improves production yields of devices. In a standard cell, a first signal wire extends in a first direction. Second and third signal wires extend in a second direction substantially perpendicular to the first direction and are facing each other across the first signal wire. The second and third signal wires have the widths larger than the width of the first signal wire.Type: GrantFiled: November 16, 2010Date of Patent: September 20, 2011Assignee: Panasonic CorporationInventors: Ritsuko Ozoe, Hiroki Taniguchi, Hidetoshi Nishimura, Masaki Tamaru, Hideaki Kondo
-
Publication number: 20110221067Abstract: A layout structure of a semiconductor integrated circuit is provided with which narrowing and breaking of metal interconnects near a cell boundary can be prevented without increasing the data amount and processing time for OPC. A cell A and a cell B are adjacent to each other along a cell boundary. The interconnect regions of metal interconnects from which to the cell boundary no other interconnect region exists are placed to be substantially axisymmetric with respect to the cell boundary, while sides of diffusion regions facing the cell boundary are asymmetric with respect to the cell boundary.Type: ApplicationFiled: May 23, 2011Publication date: September 15, 2011Applicant: Panasonic CorporationInventors: Tomoaki IKEGAMI, Hidetoshi NISHIMURA, Kazuyuki NAKANISHI
-
Patent number: 8004014Abstract: A layout structure of a semiconductor integrated circuit is provided with which narrowing and breaking of metal interconnects near a cell boundary can be prevented without increasing the data amount and processing time for OPC. A cell A and a cell B are adjacent to each other along a cell boundary. The interconnect regions of metal interconnects from which to the cell boundary no other interconnect region exists are placed to be substantially axisymmetric with respect to the cell boundary, while sides of diffusion regions facing the cell boundary are asymmetric with respect to the cell boundary.Type: GrantFiled: August 17, 2009Date of Patent: August 23, 2011Assignee: Panasonic CorporationInventors: Tomoaki Ikegami, Hidetoshi Nishimura, Kazuyuki Nakanishi
-
Patent number: 7932610Abstract: In a semiconductor integrated circuit including a plurality of cells, a supplementary power-supply wire is disposed between a lattice-shaped upper power-supply wire and a lower cell power-supply wire for cases in which power is supplied from the upper power-supply wire to the lower cell power-supply wire. The supplementary power-supply wire and the lower cell power-supply wire are connected by two vias. The supplementary power-supply wire and the upper power-supply wire are connected by a single via. Current from the supplementary power-supply wire is divided by the two vias and then supplied to the lower cell power-supply wire. Therefore, when power is supplied from the upper power-supply wire to the lower cell power-supply wire, current concentration at the connection points of the lower cell power-supply wire to the vias is decreased, thereby reducing wire breaks caused by EM (electro migration).Type: GrantFiled: March 4, 2009Date of Patent: April 26, 2011Assignee: Panasonic CorporationInventor: Hidetoshi Nishimura
-
Patent number: 7923755Abstract: In the present invention, a decoupling capacitance circuit, a first output terminal and a second output terminal are provided. The decoupling capacitance circuit comprises a TDDB control circuit consisting of a first Tr and a second Tr, and a third Tr. Conductivity types of the first and second Trs are different from each other. A source of the first Tr is connected to a first power supply wiring, and a drain of the first Tr is connected to a gate of the second Tr. A source of the second Tr is connected to a second power supply wiring, and a drain of the second Tr is connected to a gate of the first Tr. The third and first Trs have the same conductivity type. A source and a drain of the third Tr are connected to the first power supply wiring, and a gate of the third Tr is connected to the drain of the second Tr. The first output terminal is connected to the drain of the first Tr, and the second output terminal is connected to the drain of the second Tr.Type: GrantFiled: August 16, 2010Date of Patent: April 12, 2011Assignee: Panasonic CorporationInventors: Emi Mizushino, Hidetoshi Nishimura, Junichi Yano
-
Publication number: 20110079914Abstract: This invention prevents a break in a signal wire disposed between wire ends due to attenuation and improves production yields of devices. In a standard cell, a first signal wire extends in a first direction. Second and third signal wires extend in a second direction substantially perpendicular to the first direction and are facing each other across the first signal wire. The second and third signal wires have the widths larger than the width of the first signal wire.Type: ApplicationFiled: November 16, 2010Publication date: April 7, 2011Applicant: PANASONIC CORPORATIONInventors: Ritsuko OZOE, Hiroki Taniguchi, Hidetoshi Nishimura, Masaki Tamaru, Hideaki Kondo
-
Publication number: 20110073953Abstract: A plurality of PMOS transistors are provided on a substrate along an X-axis direction such that a gate length direction of each of the PMOS transistors is parallel to the X-axis direction. A plurality of NMOS transistors are provided on the substrate along the X-axis direction such that a gate length direction of each of the NMOS transistors is parallel to the X-axis direction, and each of the plurality of NMOS transistors is opposed to a corresponding one of the PMOS transistors in the Y-axis direction. Gate lines respectively correspond to the PMOS transistors and the NMOS transistors, and are arranged parallel to each other and extend linearly along the Y-axis direction such that each of the gate lines passes through gate areas of the PMOS transistors and NMOS transistors which correspond to each of the gate lines.Type: ApplicationFiled: November 16, 2010Publication date: March 31, 2011Applicant: Panasonic CorporationInventors: Hidetoshi NISHIMURA, Masaki TAMARU
-
Publication number: 20110031536Abstract: In a layout structure of a standard cell including off transistors 126, 127 unnecessary for logic operation of a circuit, dummy via contacts 116, 117 are disposed on impurity diffusion regions 103, 106 of the off transistors 126, 127, respectively. Dummy metal interconnects 122, 123 are connected to the dummy via contacts 116, 117, respectively. Thus, variations in the density of via contacts, which are one of causes lowering the production yield of semiconductor integrated circuits, is reduced, improving manufacturing defects of the via contacts.Type: ApplicationFiled: October 15, 2010Publication date: February 10, 2011Applicant: PANASONIC CORPORATIONInventors: Nana Okamoto, Masaki Tamaru, Hidetoshi Nishimura