Patents by Inventor Hideyuki Unno
Hideyuki Unno has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8910004Abstract: A mark adding unit adds first information that is erroneously generated error detecting data of first data stored in a first storage area of a memory to the first data and adds second information that is erroneously generated error detecting information of second data stored in a second storage area to the second data. A mark removing unit removes the second information in the second data by rewriting the second information with the error detecting information of the second data without rewriting the first information in the first data when the second storage area out of the first storage area and the second storage area is configured to be usable. An error detecting unit performs an error detecting process of read-out data using information that is added to the read-out data in a case where the data stored in the memory is read out.Type: GrantFiled: September 12, 2012Date of Patent: December 9, 2014Assignee: Fujitsu LimitedInventor: Hideyuki Unno
-
Patent number: 8903881Abstract: An arithmetic circuit for quantizing pre-quantized data includes a first input register to store first-format pre-quantized data that includes a mantissa and an exponent, a second input register to store a quantization target exponent, an exponent-correction-value indicating unit to indicate an exponent correction value, an exponent generating unit to generate a quantized exponent obtained by subtracting the exponent correction value from the quantization target exponent, a shift amount generating unit to generate a shift amount obtained by subtracting the exponent of the pre-quantized data and the exponent correction value from the quantization target exponent, a shift unit to generate a quantized mantissa obtained by shifting the mantissa of the pre-quantized data by the shift amount generated by the shift amount generating unit, and an output register to store quantized data that includes the quantized exponent generated by the exponent generating unit and the quantized mantissa generated by the shift unitType: GrantFiled: April 3, 2012Date of Patent: December 2, 2014Assignee: Fujitsu LimitedInventors: Ryuji Kan, Hideyuki Unno, Kenichi Kitamura
-
Patent number: 8788561Abstract: An arithmetic circuit calculates a correction value for a value that is obtained by an add-subtract operation of two values and that is expressed in a predetermined fixed precision.Type: GrantFiled: April 6, 2012Date of Patent: July 22, 2014Assignee: Fujitsu LimitedInventors: Ryuji Kan, Hideyuki Unno, Kenichi Kitamura
-
Publication number: 20130262947Abstract: A mark adding unit adds first information that is erroneously generated error detecting data of first data stored in a first storage area of a memory to the first data and adds second information that is erroneously generated error detecting information of second data stored in a second storage area to the second data. A mark removing unit removes the second information in the second data by rewriting the second information with the error detecting information of the second data without rewriting the first information in the first data when the second storage area out of the first storage area and the second storage area is configured to be usable. An error detecting unit performs an error detecting process of read-out data using information that is added to the read-out data in a case where the data stored in the memory is read out.Type: ApplicationFiled: September 12, 2012Publication date: October 3, 2013Applicant: FUJITSU LIMITEDInventor: Hideyuki UNNO
-
Publication number: 20130262808Abstract: In a compression and decompression system that performs data compression and decompression, the decompression of compressed data is performed in a way that a compression apparatus generates a byte code string as compressed data, and a decompression apparatus executes the byte code string. The byte code includes an 8-byte-unit copy instruction and direct data processing instruction, and the compression apparatus determines whether to use the 8-byte-unit copy instruction and direct data processing instruction or a byte-unit copy instruction and direct data processing instruction upon decompression, and generates the byte code.Type: ApplicationFiled: September 12, 2012Publication date: October 3, 2013Applicant: FUJITSU LIMITEDInventor: Hideyuki Unno
-
Patent number: 8301969Abstract: A transmitting side device (10) and a receiving side device (20) are connected to each other via a bus (30) comprising TAG bits (31), data bits (32) and error detection/correction ECC bits (33). The transmitting side device (10) uses a redundant bit inversion circuit (14) to invert different bits of the ECC bits (33) corresponding to trigger signals (41 & 42). In the receiving side device (20), a determination circuit (24), which has received an error report signal (26) from an error detection/correction circuit (22), determines, from the position of an error bit in the ECC bits (33), which one of the trigger signals (41 & 42) has been transmitted from the transmitting side device (10).Type: GrantFiled: August 26, 2008Date of Patent: October 30, 2012Assignee: Fujitsu LimitedInventors: Hideyuki Unno, Masaki Ukai, Naozumi Aoki
-
Publication number: 20120259905Abstract: An arithmetic circuit for quantizing pre-quantized data includes a first input register to store first-format pre-quantized data that includes a mantissa and an exponent, a second input register to store a quantization target exponent, an exponent-correction-value indicating unit to indicate an exponent correction value, an exponent generating unit to generate a quantized exponent obtained by subtracting the exponent correction value from the quantization target exponent, a shift amount generating unit to generate a shift amount obtained by subtracting the exponent of the pre-quantized data and the exponent correction value from the quantization target exponent, a shift unit to generate a quantized mantissa obtained by shifting the mantissa of the pre-quantized data by the shift amount generated by the shift amount generating unit, and an output register to store quantized data that includes the quantized exponent generated by the exponent generating unit and the quantized mantissa generated by the shift unitType: ApplicationFiled: April 3, 2012Publication date: October 11, 2012Applicant: FUJITSU LIMITEDInventors: Ryuji KAN, Hideyuki UNNO, Kenichi Kitamura
-
Publication number: 20120259903Abstract: An arithmetic circuit for rounding pre-rounded data includes a first register to store first-format pre-rounded data that includes a mantissa of a fixed-precision floating-point number using a base-N numbering system, and includes an exponent for the mantissa, a second register to store rounding precision data indicative of precision for rounding the pre-rounded data, a leading zero counting unit to count consecutive zeros starting from a most significant bit of the mantissa stored in the first register, an exponent generating unit to generate a post-round exponent indicative of an exponent for a rounded significant by subtracting the number of zeros counted by the leading zero counting unit and the rounding precision data from a sum of one and the exponent stored in the first register, and an output register to store the post-round exponent and a rounding-add value that is to be added to a digit at which rounding is performed.Type: ApplicationFiled: April 5, 2012Publication date: October 11, 2012Applicant: FUJITSU LIMITEDInventors: Ryuji KAN, Hideyuki Unno, Kenichi Kitamura
-
Publication number: 20120259906Abstract: An arithmetic circuit calculates a correction value for a value that is obtained by an add-subtract operation of two values and that is expressed in a predetermined fixed precision.Type: ApplicationFiled: April 6, 2012Publication date: October 11, 2012Applicant: FUJITSU LIMITEDInventors: Ryuji Kan, Hideyuki Unno, Kenichi Kitamura
-
Patent number: 8196028Abstract: A data buffer control unit obtains data from a cache according to a command retained in a command queue retaining a command(s) for reading data from the cache, and a magic ID generation circuit generates a magic ID. The data buffer control unit assigns the data obtained from the cache with the magic ID, writes the assigned data to a data buffer, and returns the magic ID to the command queue. When the data buffer control unit receives a read request and the magic ID which is returned to the command queue, it reads the data, which corresponds to the read request, from the command queue and compares the magic ID assigned in the read data and the received magic ID. If the two magic IDs compared by the data buffer control unit are not identical, a packet generator detects an error and reports the error to a host.Type: GrantFiled: August 28, 2008Date of Patent: June 5, 2012Assignee: Fujitsu LimitedInventor: Hideyuki Unno
-
Patent number: 8161274Abstract: When selecting one command within a processor from a plurality of command queues vested with order of priority, the order of priority assigned to the plurality of command queues is dynamically changed so as to select a command, on a priority basis, from a command queue vested with a higher priority from among the plurality of command queues in accordance with the post-change order of priority.Type: GrantFiled: August 27, 2008Date of Patent: April 17, 2012Assignee: Fujitsu LimitedInventors: Naoya Ishimura, Hideyuki Unno
-
Patent number: 8015326Abstract: A plurality of system controllers 300 each comprising a memory medium 400 and an I/O device 500 under the control of the system controller 300 are connected to a CPU node 100 by way of a plurality of system buses 200. The CPU node 100 executes a memory interleave for distributing memory accesses to the system buses 200 (i.e., the system controllers 300). In performing an I/O access to the I/O device 500, the CPU node 100 firstly inquires from a representative system controller 300 (SC0) as to which system bus 200 (i.e., a system controller 300) has a target I/O device 500 and then executes an actual I/O access to the system bus 200 returned in a response from the SC0. Even when the CPU node 100 executes a memory interleave in the case of a memory-mapped I/O, the CPU node 100 is not required to manage the location information of the I/O device 500.Type: GrantFiled: August 27, 2008Date of Patent: September 6, 2011Assignee: Fujitsu LimitedInventors: Hideyuki Unno, Masaki Ukai
-
Publication number: 20110185128Abstract: To maintain data consistency in an information processing apparatus in which a nodes are coupled, takeout information indicating that data of the node is taken out to a secondary memory of another node is stored in a directory of each node. When a cache miss occurs during a memory access to a secondary memory of one node, the one node judges whether a destination of the memory access is a main or the secondary memory thereof. If the memory access is destination is the main or secondary memory of the one node, the directory is indexed and retrieved to judge whether a directory hit occurs, and if no directory hit occurs, a memory access is performed by the one node based on the memory access.Type: ApplicationFiled: March 31, 2011Publication date: July 28, 2011Applicant: FUJITSU LIMITEDInventors: Masaki Ukai, Hideyuki Unno, Megumi Yokoi
-
Patent number: 7971029Abstract: A barrier synchronization device for realizing barrier synchronization of at least 2 processor cores belonging to a same synchronization group among a plurality of processor cores is included in a multi-core processor having a plurality of processor cores, and when two or more processor cores in that multi-core processor belong to the same synchronization group, the included barrier synchronization device is used for realizing barrier synchronization.Type: GrantFiled: December 15, 2009Date of Patent: June 28, 2011Assignee: Fujitsu LimitedInventors: Hideyuki Unno, Masaki Ukai, Matthew Depetro
-
Publication number: 20100095090Abstract: A barrier synchronization device for realizing barrier synchronization of at least 2 processor cores belonging to a same synchronization group among a plurality of processor cores is included in a multi-core processor having a plurality of processor cores, and when two or more processor cores in that multi-core processor belong to the same synchronization group, the included barrier synchronization device is used for realizing barrier synchronization.Type: ApplicationFiled: December 15, 2009Publication date: April 15, 2010Applicant: FUJITSU LIMITEDInventors: Hideyuki UNNO, Masaki Ukai, Matthew Depetro
-
Publication number: 20090064153Abstract: When selecting one command within a processor from a plurality of command queues vested with order of priority, the order of priority assigned to the plurality of command queues is dynamically changed so as to select a command, on a priority basis, from a command queue vested with a higher priority from among the plurality of command queues in accordance with the post-change order of priority.Type: ApplicationFiled: August 27, 2008Publication date: March 5, 2009Applicant: FUJITSU LIMITEDInventors: Naoya ISHIMURA, Hideyuki Unno
-
Publication number: 20080320376Abstract: A data buffer control unit obtains data from a cache according to a command retained in a command queue retaining a command(s) for reading data from the cache, and a magic ID generation circuit generates a magic ID. The data buffer control unit assigns the data obtained from the cache with the magic ID, writes the assigned data to a data buffer, and returns the magic ID to the command queue. When the data buffer control unit receives a read request and the magic ID which is returned to the command queue, it reads the data, which corresponds to the read request, from the command queue and compares the magic ID assigned in the read data and the received magic ID. If the two magic IDs compared by the data buffer control unit are not identical, a packet generator detects an error and reports the error to a host.Type: ApplicationFiled: August 28, 2008Publication date: December 25, 2008Applicant: FUJITSU LIMITEDInventor: Hideyuki UNNO
-
Publication number: 20080320201Abstract: A plurality of system controllers 300 each comprising a memory medium 400 and an I/O device 500 under the control of the system controller 300 are connected to a CPU node 100 by way of a plurality of system buses 200. The CPU node 100 executes a memory interleave for distributing memory accesses to the system buses 200 (i.e., the system controllers 300). In performing an I/O access to the I/O device 500, the CPU node 100 firstly inquires from a representative system controller 300 (SC0) as to which system bus 200 (i.e., a system controller 300) has a target I/O device 500 and then executes an actual I/O access to the system bus 200 returned in a response from the SC0. Even when the CPU node 100 executes a memory interleave in the case of a memory-mapped I/O, the CPU node 100 is not required to manage the location information of the I/O device 500.Type: ApplicationFiled: August 27, 2008Publication date: December 25, 2008Applicant: FUJITSU LIMITEDInventors: Hideyuki UNNO, Masaki Ukai
-
Publication number: 20080320360Abstract: A transmitting side device (10) and a receiving side device (20) are connected to each other via a bus (30) comprising TAG bits (31), data bits (32) and error detection/correction ECC bits (33). The transmitting side device (10) uses a redundant bit inversion circuit (14) to invert different bits of the ECC bits (33) corresponding to trigger signals (41 & 42). In the receiving side device (20), a determination circuit (24), which has received an error report signal (26) from an error detection/correction circuit (22), determines, from the position of an error bit in the ECC bits (33), which one of the trigger signals (41 & 42) has been transmitted from the transmitting side device (10).Type: ApplicationFiled: August 26, 2008Publication date: December 25, 2008Applicant: FUJITSU LIMITEDInventors: Hideyuki UNNO, Masaki Ukai, Naozumi Aoki
-
Publication number: 20070050505Abstract: An apparatus for controlling data transfer performed with a computer connected to a data bus, which performs data transfer in one direction, the apparatus includes a data transfer controlling unit that controls the data transfer with the computer by setting a data bandwidth of an input bus to be greater than a data bandwidth of an output bus, where the input bus transfers data to be input to the computer, and the output bus transfers data output by the computer.Type: ApplicationFiled: January 18, 2006Publication date: March 1, 2007Applicant: FUJITSU LIMITEDInventors: Hideyuki Unno, Masaki Ukai, Naozumi Aoki