Patents by Inventor Hirohide Sugahara
Hirohide Sugahara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7818479Abstract: A device interface circuit unit transfers a command and data in packet format between the unit and the host. A transport layer is provided with a receive FIFO, a command detection circuit and a send FIFO, and an application layer is provided with a receive task file register and a send task control file register. An available time is generated for each break point of a packet during data transfer in order to receive another command packet from the host. When the command packet is received from the host in the available time during data transfer, the data transfer is suspended and the received command is decoded to execute a process for continuing or canceling the data transfer, after which the data transfer is resumed.Type: GrantFiled: February 12, 2004Date of Patent: October 19, 2010Assignee: Toshiba Storage Device CorporationInventors: Katsuhiko Takeuchi, Shin-ichi Utsunomiya, Nobuyuki Myoga, Sumie Matsubayashi, Hirohide Sugahara
-
Patent number: 7664042Abstract: Information about an attribute of packets that are receivable corresponding to a command is registered. When a packet is received, information about an attribute of the packet received is acquired. Upon occurrence of a reception error that there is no information in the attribute registering unit corresponding to the information acquired by the attribute acquiring unit, a predetermined reception error handling routine is executed according to a type of the reception error.Type: GrantFiled: February 13, 2004Date of Patent: February 16, 2010Assignee: Toshiba Storage Device CorporationInventors: Shini-chi Utsunomiya, Katsuhiko Takeuchi, Nobuyuki Myouga, Sumie Matsubayashi, Hirohide Sugahara
-
Patent number: 7424628Abstract: A power saving of a serial interface circuit decreases the unnecessary power consumption of a serial interface circuit, while decreasing the return time and expanding the power saving range. Gates are disposed for stopping the clock supply to a digital portion of the interface circuit while maintaining operation of clock sources in the digital portions. Therefore a quick shift to and return from the power save mode by stopping and restarting clocks is implemented, which further decreases power consumption.Type: GrantFiled: October 29, 2004Date of Patent: September 9, 2008Assignee: Fujitsu LimitedInventors: Kazunari Matsumoto, Hirohide Sugahara, Katsuhiko Takeuchi, Shinichi Utsunomiya, Sumie Matsubayashi, Nobuyuki Myouga
-
Patent number: 7103128Abstract: There is provided a data synchronization circuit for synchronizing a (n+1) (n: natural number) bit bus data synchronous with a first clock with a second clock, comprising: a first circuit for holding the bus data which is synchronous with the first clock and is input at each predetermined timing; a second circuit for generating a first timing signal which is synchronous with the first clock and is corresponding to the predetermined timing; a third circuit for generating a second timing signal which is synchronous with the second clock, from the first timing signal; and a fourth circuit for receiving the bus data output from the first circuit based on the second timing signal, to output the bus data in synchronism with the second clock.Type: GrantFiled: March 8, 2002Date of Patent: September 5, 2006Assignee: Fujitsu LimitedInventors: Katsuhiko Takeuchi, Hirohide Sugahara, Shinichi Utsunomiya
-
Publication number: 20050169356Abstract: A power saving of a serial interface circuit decreases the unnecessary power consumption of a serial interface circuit, while decreasing the return time and expanding the power saving range. Gates are disposed for stopping the clock supply to a digital portion of the interface circuit while maintaining operation of clock sources in the digital portions. Therefore a quick shift to and return from the power save mode by stopping and restarting clocks is implemented, which further decreases power consumption.Type: ApplicationFiled: October 29, 2004Publication date: August 4, 2005Inventors: Kazunari Matsumoto, Hirohide Sugahara, Katsuhiko Takeuchi, Shinichi Utsunomiya, Sumie Matsubayashi, Nobuyuki Myouga
-
Patent number: 6901451Abstract: One embodiment of the present invention provides a method for communicating transaction request information from a PCI environment over a network. Another embodiment of the present invention provides a method for communicating request packet information from a network to a PCI environment. Another embodiment of the present invention provides a system for communicating transaction request information from a PCI environment over a network. Another embodiment of the present invention provides a system for communicating request packet information from a network to a PCI environment.Type: GrantFiled: October 31, 2000Date of Patent: May 31, 2005Assignee: Fujitsu LimitedInventors: Takashi Miyoshi, Jeffrey D. Larson, Hirohide Sugahara, Takeshi Horie
-
Publication number: 20050080842Abstract: A device interface circuit unit transfers a command and data in packet format between the unit and the host. A transport layer is provided with a receive FIFO, a command detection circuit and a send FIFO, and an application layer is provided with a receive task file register and a send task control file register. An available time is generated for each break point of a packet during data transfer in order to receive another command packet from the host. When the command packet is received from the host in the available time during data transfer, the data transfer is suspended and the received command is decoded to execute a process for continuing or canceling the data transfer, after which the data transfer is resumed.Type: ApplicationFiled: February 12, 2004Publication date: April 14, 2005Inventors: Katsuhiko Takeuchi, Shin-ichi Utsunomiya, Nobuyuki Myoga, Sumie Matsubayashi, Hirohide Sugahara
-
Patent number: 6877039Abstract: A system and method are provided for efficiently writing data from one bus device to another bus device across a network. Data packets to be transmitted are ordered and assigned sequence numbers and expected sequence numbers. The expected sequence number of a data packet corresponds to the sequence number of the data packet immediately prior to the current data packet. When a data packet arrives at the receiving bus, its expected sequence number is compared against the sequence numbers of the previous data packets received. If the previously-received data packet bears the sequence number corresponding to the expected sequence number of the newly arrived data packet, the newly arrived data is stored, and an acknowledgement is sent. If a match cannot be found then a retry request message is sent.Type: GrantFiled: April 25, 2001Date of Patent: April 5, 2005Assignee: Fujitsu LimitedInventors: Jeffrey D. Larson, Takashi Miyoshi, Takeshi Horie, Hirohide Sugahara
-
Publication number: 20050058079Abstract: Information about an attribute of packets that are receivable corresponding to a command is registered. When a packet is received, information about an attribute of the packet received is acquired. Upon occurrence of a reception error that there is no information in the attribute registering unit corresponding to the information acquired by the attribute acquiring unit, a predetermined reception error handling routine is executed according to a type of the reception error.Type: ApplicationFiled: February 13, 2004Publication date: March 17, 2005Inventors: Shini-chi Utsunomiya, Katsuhiko Takeuchi, Nobuyuki Myouga, Sumie Matsubayashi, Hirohide Sugahara
-
Patent number: 6804673Abstract: A method and system provide access assurance regarding an RDMA transaction. The system comprises an initiating device and a target device placed across a network. The initiating device and the target device are coupled to a first and a second buses, respectively. The first and the second buses are coupled to the network router through a first and a second network adaptors. An RDMA space and an associated access assurance space are assigned to the target device in the memory space of the first bus. The initiating device may RDMA the target device by directly reading from or writing into the RDMA space assigned to the target device. To obtain access assurance information regarding the RDMA transaction, the initiator performs a read from the assurance space associated with the RDMA space of the target device in the memory space of the first bus.Type: GrantFiled: April 19, 2001Date of Patent: October 12, 2004Assignee: Fujitsu LimitedInventors: Hirohide Sugahara, Jeffrey D. Larson, Takashi Miyoshi, Takeshi Horie
-
Patent number: 6799219Abstract: A method and apparatus for avoiding starvation at an initiator node in a computer network to which are connected at least one target node which provides service and a plurality of initiator nodes which request service from the target node. The method includes: when a request is received from the initiator node during a period that the target node is unable to provide service, returning a reject reply by attaching thereto reject time information that matches the period; when the target node is in a state capable of providing service, preferentially accepting a retry request carrying older reject time information; and when the target node is in the state capable of providing service, returning a reject reply by attaching thereto new reject time information in response to any first request received before retry requests arising from previously rejected requests are all accepted.Type: GrantFiled: August 31, 2000Date of Patent: September 28, 2004Assignee: Fujitsu LimitedInventors: Hirohide Sugahara, Takashi Miyoshi, Takeshi Horie, Jeffrey D. Larson
-
Patent number: 6732212Abstract: One embodiment of the present invention provides a method for processing a remote interrupt signal or a remote event. Another embodiment of the present invention provides a system for issuing a raw packet over a network in response to a remote interrupt or a remote event. Another embodiment of the present invention provides a network interface system configured to issue interrupt requests over a network.Type: GrantFiled: February 14, 2001Date of Patent: May 4, 2004Assignee: Fujitsu LimitedInventors: Hirohide Sugahara, Takashi Miyoshi, Jeffrey D. Larson, Takeshi Horie
-
Patent number: 6684281Abstract: A computer network system and a method for fast delivery of an interrupt message over a computer network enables a first processor coupled to the computer network to very quickly send an interrupt message to a second processor coupled to the computer network, by directly writing the interrupt message to a doorbell address range associated with the second processor in the PCI memory space of a first PCI bus to which the first processor is coupled. The doorbell address range is mapped to a doorbell space in the PCI memory space of a second PCI bus to which the second processor is coupled. The first PCI bus is coupled to the computer network through a first PCI network adaptor, which processes the write transaction and send it to the network. The second PCI bus is coupled to the computer network through a second PCI network adaptor, which receives the write transaction from the network and transforms the write transaction into an interrupt message to the second processor.Type: GrantFiled: November 2, 2000Date of Patent: January 27, 2004Assignee: Fujitsu LimitedInventors: Hirohide Sugahara, Jeffrey D. Larson, Takashi Miyoshi, Takeshi Horie
-
Patent number: 6678758Abstract: A PCI (peripheral component interconnect) network adaptor manages read/write requests through the establishment of dynamic queues. The PCI network adaptor establishes a unique queue for each destination node that enables the requests for each node to be processed separately. The PCI network adaptor determines whether a remote read/write request should be added to the linked list for the destination node of the request or whether the request should be rejected. If the number of pending requests for the destination node is below a predetermined threshold and the entire buffer is not full, then the request is added to the linked list for the destination node. Otherwise, the request is rejected. For write requests, if the request is added to the linked list for the destination node, then any pending read requests for that node are aborted.Type: GrantFiled: February 5, 2001Date of Patent: January 13, 2004Assignee: Fujitsu LimitedInventors: Jeffrey D. Larson, Hirohide Sugahara, Takashi Miyoshi, Takeshi Horie
-
Publication number: 20030131166Abstract: An information processing system is provided. The information processing system includes a drive apparatus and a host apparatus in which the drive apparatus executes a command issued by the host apparatus. The information processing system further includes an interface part for reading a command from a command queue including commands issued by the host apparatus and sending the command to the drive apparatus.Type: ApplicationFiled: October 18, 2002Publication date: July 10, 2003Applicant: FUJITSU LIMITEDInventors: Shin-Ichi Utsunomiya, Hirohide Sugahara, Katsuhiko Takeuchi
-
Publication number: 20030081707Abstract: There is provided a data synchronization circuit for synchronizing a (n+1) (n: natural number) bit bus data synchronous with a first clock with a second clock, comprising: a first circuit for holding the bus data which is synchronous with the first clock and is input at each predetermined timing; a second circuit for generating a first timing signal which is synchronous with the first clock and is corresponding to the predetermined timing; a third circuit for generating a second timing signal which is synchronous with the second clock, from the first timing signal; and a fourth circuit for receiving the bus data output from the first circuit based on the second timing signal, to output the bus data in synchronism with the second clock.Type: ApplicationFiled: March 8, 2002Publication date: May 1, 2003Applicant: FUJITSU LIMITEDInventors: Katsuhiko Takeuchi, Hirohide Sugahara, Shinichi Utsunomiya
-
Publication number: 20030009432Abstract: A method and system provide access assurance regarding an RDMA transaction. The system comprises an initiating device and a target device placed across a network router. The initiating device and the target device are coupled to a first and a second buses, respectively. The first and the second buses are coupled to the network router through a first and a second network adaptors. The first and second network adaptors include functional units to facilitate a memory-mapped read or write on the first bus to be bridged to the second bus through the computer network. An RDMA space and an associated access assurance space are assigned to the target device in the memory space of the first bus, to which the initiating device is coupled. The initiating device may RDMA the target device by directly reading from or writing into the RDMA space assigned to the target device.Type: ApplicationFiled: April 19, 2001Publication date: January 9, 2003Inventors: Hirohide Sugahara, Jeffrey D. Larson, Takashi Miyoshi, Takeshi Horie
-
Publication number: 20020161842Abstract: A system and method are provided for efficiently writing data from one bus device to another bus device across a network. Data packets to be transmitted are ordered and assigned sequence numbers and expected sequence numbers. The expected sequence number of a data packet corresponds to the sequence number of the data packet immediately prior to the current data packet. When a data packet arrives at the receiving bus, its expected sequence number is compared against the sequence numbers of the previous data packets received. If the previously-received data packet bears the sequence number corresponding to the expected sequence number of the newly arrived data packet, the newly arrived data is stored, and an acknowledgement is sent. If a match cannot be found then a retry request message is sent.Type: ApplicationFiled: April 25, 2001Publication date: October 31, 2002Inventors: Jeffrey D. Larson, Takashi Miyoshi, Takeshi Horie, Hirohide Sugahara
-
Publication number: 20020120800Abstract: One embodiment of the present invention provides a method for processing a remote interrupt signal or a remote event. Another embodiment of the present invention provides a system for issuing a raw packet over a network in response to a remote interrupt or a remote event. Another embodiment of the present invention provides a network interface system configured to issue interrupt requests over a network.Type: ApplicationFiled: February 14, 2001Publication date: August 29, 2002Inventors: Hirohide Sugahara, Takashi Miyoshi, Jeffrey D. Larson, Takeshi Horie
-
Publication number: 20020108005Abstract: A PCI (peripheral component interconnect) network adaptor manages read/write requests through the establishment of dynamic queues. The PCI network adaptor establishes a unique queue for each destination node that enables the requests for each node to be processed separately. The PCI network adaptor determines whether a remote read/write request should be added to the linked list for the destination node of the request or whether the request should be rejected. If the number of pending requests for the destination node is below a predetermined threshold and the entire buffer is not full, then the request is added to the linked list for the destination node. Otherwise, the request is rejected. For write requests, if the request is added to the linked list for the destination node, then any pending read requests for that node are aborted.Type: ApplicationFiled: February 5, 2001Publication date: August 8, 2002Inventors: Jeffrey D. Larson, Hirohide Sugahara, Takashi Miyoshi, Takeshi Horie