Patents by Inventor Hiroji Ozaki
Hiroji Ozaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5543646Abstract: A field effect transistor comprises a semiconductor substrate having a main surface and a predetermined impurity concentration of a first conductivity type, impurity layers of a second conductivity type formed spaced apart at the main surface of the semiconductor substrate, and a shaped conductive layer serving as a gate electrode. The impurity layers constitute source.multidot.drain regions, and a region between the impurity layers defines a channel region in the main surface. The shaped conductive layer is formed on the channel region with an insulating film therebetween. The shaped conductive layer has an upper portion and a lower portion wherein the upper portion is longer than the lower portion and the length of the lower portion adjacent the insulating film is substantially equal to or shorter than the length of the channel region at the main surface. Additionally, the upper and lower portions of the shaped conductive layer are formed of the same base composition.Type: GrantFiled: November 5, 1991Date of Patent: August 6, 1996Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shinichi Satoh, Hiroji Ozaki, Takahisa Eimori
-
Patent number: 5521419Abstract: A field shield isolating structure forms a structure for isolating elements of a semiconductor device. The field shield isolating structure includes a field shield gate insulating film and field shield electrode formed on the semiconductor substrate in separate processes to constitute a quasi-MOS transistor using impurity regions of adjacent MOS transistors. The film thickness of the field shield gate insulating film is set arbitrarily, the threshold voltage of the quasi-MOS transistor is set high, and then elements are insulated and isolated, so that the transistor is operated in the off state. The upper surface of the field shield electrode is also covered with the upper insulating film. The thicknesses of the upper insulating film and of the field shield gate insulating film is adjusted to have such values that prevent turning ON of the MOS transistor by the capacitance divided voltage. The voltage may be applied from upper conductive layers such as word lines formed above the upper insulating film.Type: GrantFiled: October 21, 1994Date of Patent: May 28, 1996Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Wataru Wakamiya, Shinichi Satoh, Hiroji Ozaki, Takahisa Eimori, Yoshinori Tanaka
-
Patent number: 5471080Abstract: A field effect transistor comprises a semiconductor substrate having a main surface and a predetermined impurity concentration of a first conductivity type, impurity layers of a second conductivity type formed spaced apart at the main surface of the semiconductor substrate, and a shaped conductive layer serving as a gate electrode. The impurity layers constitute source.drain regions, and a region between the impurity layers defines a channel region in the main surface. The shaped conductive layer is formed on the channel region with an insulating film therebetween. The shaped conductive layer has an upper portion and a lower portion wherein the upper portion is longer than the lower portion and the length of the lower portion adjacent the insulating film is substantially equal to or shorter than the length of the channel region at the main surface. Additionally, the upper and lower portions of the shaped conductive layer are formed of the same base composition.Type: GrantFiled: November 29, 1993Date of Patent: November 28, 1995Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shinichi Satoh, Hiroji Ozaki, Takahisa Eimori
-
Patent number: 5459344Abstract: A semiconductor memory device according to the present invention comprises a memory cell having one transistor and one stacked capacitor. The stacked capacitor is stacked on the surface of a semiconductor substrate. Further, the stacked capacitor has a structure extending on a gate electrode and a word line through an insulating layer. A lower electrode layer of the capacitor has various concave/convex shapes, i.e. step portions and projecting portions formed on the surface thereof. These shapes are made by employing various etching processes. The lower electrode layer has such various concave/convex shapes formed thereon, so that a surface area and capacitance of the capacitor can be increased.Type: GrantFiled: July 10, 1991Date of Patent: October 17, 1995Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Wataru Wakamiya, Yoshinori Tanaka, Takahisa Eimori, Hiroji Ozaki, Hiroshi Kimura, Shinichi Satoh
-
Patent number: 5288661Abstract: A semiconductor device according to the present invention comprises a substrate (4) in a periphery of which formed are elements isolating regions. A bonding pad (3) is formed above the elements isolating region with an isolation layer (7) provided therebetween. An underlying layer (12) having a buffering function is formed on a surface of the bonding pad and the semiconductor substrate. In case the elements isolating region is formed of LOCOS film (30), the underlying layer is formed between the bonding pad and the LOCOS film. In case the elements isolating region is of a field-shield structure (13, 14), the underlying layer (12) is formed by separating a part of a gate electrode layer (14) of the field shield into an island. The underlying layer buffers external force applied on the bonding pad in a bonding processing to prevent generation of cracks in the semiconductor layer.Type: GrantFiled: November 25, 1991Date of Patent: February 22, 1994Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shinichi Satoh, Hiroji Ozaki, Hiroshi Kimura, Wataru Wakamiya, Yoshinori Tanaka
-
Patent number: 5278437Abstract: A semiconductor memory device according to the present invention comprises a memory cell having one transistor and one stacked capacitor. The stacked capacitor is stacked on the surface of a semiconductor substrate. Further, the stacked capacitor has a structure extending on a gate electrode and a word line through an insulating layer. A lower electrode layer of the capacitor has various concave/convex shapes, i.e. step portions and projecting portions formed on the surface thereof. These shapes are made by employing various etching processes. The lower electrode layer has such various concave/convex shapes formed thereon, so that a surface area and capacitance of the capacitor can be increased.Type: GrantFiled: September 21, 1992Date of Patent: January 11, 1994Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Wataru Wakamiya, Yoshinori Tanaka, Takahisa Eimori, Hiroji Ozaki, Hiroshi Kimura, Shinichi Satoh
-
Patent number: 5272100Abstract: A field effect transistor comprises n type impurity regions formed spaced apart on a P type semiconductor substrate to be the source.multidot.drain regions and a T-shaped gate electrode formed on the region sandwiched by the n type impurity regions with an insulating film interposed therebetween, the gate electrode being formed of upper and lower two layers with the upper layer wider than the lower layer, wherein a n type channel region is formed between the source and the drain when the prescribed voltage is applied to the T-shaped gate electrode.Type: GrantFiled: August 7, 1991Date of Patent: December 21, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shinichi Satoh, Hiroji Ozaki, Takahisa Eimori
-
Patent number: 5225704Abstract: In a DRAM having stacked capacitor cells, elements are isolated by field shield isolating structure. The field shield isolating structure is formed surrounding both X and Y directions of the memory cell in the DRAM. The field shield isolating structure comprises an isolating electrode layer formed on a semiconductor substrate between adjacent memory cells with an insulating film interposed therebetween. Two impurity regions included in the adjacent memory cells and the isolating electrode layer constitute a MOS transistor. A voltage for maintaining the MOS transistor normally-off is applied to the isolating electrode layer. A portion of the stacked capacitor extends to the isolating electrode layer. One of the source/drain regions of the MOS transistor is formed in self-alignment, using a sidewall spacer formed of an insulating film on a sidewall of the field shield electrode as a mask.Type: GrantFiled: November 19, 1990Date of Patent: July 6, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Wataru Wakamiya, Shinichi Satoh, Hiroji Ozaki, Takahisa Eimori, Yoshinori Tanaka
-
Patent number: 5216266Abstract: A semiconductor memory device includes a memory cell formed in a trench. The trench is formed by a bottom wall formed of a semiconductor substrate and a sidewall extending from the bottom wall and formed of the semiconductor substrate and an insulation layer thereon. A capacitor includes a first electrode formed in the semiconductor substrate, a dielectric film being in contact with the first electrode and formed on the bottom wall and the sidewall portion formed of the semiconductor substrate, and a second electrode formed on the dielectric film. A field effect transistor includes, a gate electrode, and second conductivity type first and second impurity regions formed in a semiconductor sidewall layer. The semiconductor sidewall layer is formed on the sidewall portion formed of the insulation layer. The gate electrode is formed on a side surface of the semiconductor sidewall layer in the trench with an insulating film interposed therebetween.Type: GrantFiled: April 9, 1991Date of Patent: June 1, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Hiroji Ozaki
-
Patent number: 5180683Abstract: A semiconductor memory device according to the present invention comprises a memory cell having one transistor and one stacked capacitor. The stacked capacitor is stacked on the surface of a semiconductor substrate. Further, the stacked capacitor has a structure extending on a gate electrode and a word line through an insulating layer. A lower electrode layer of the capacitor had various concave/convex shapes, i.e. step portions and projecting portions formed on the surface thereof. These shapes are made by employing various etching processes. The lower electrode layer has such various concave/convex shapes formed thereon, so that a surface area and capacitance of the capacitor can be increased.Type: GrantFiled: July 10, 1991Date of Patent: January 19, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Wataru Wakamiya, Yoshinori Tanaka, Takahisa Eimori, Hiroji Ozaki, Hiroshi Kimura, Shinichi Satoh
-
Patent number: 5181094Abstract: A complementary semiconductor device having an improved capability of isolating devices comprises a P well 3 and an N well 2 both formed adjacent to each other on a main surface of a substrate 1, an N type impurity layer formed in the P well 8 on the main surface of the substrate, a P type impurity layer formed in the N well 9 on the main surface of the substrate, an N type region formed at the junction of the N well and the P well 71 on the main surface of the substrate, a first shield electrode 52 formed between the N type impurity layer 8 and the N type region 71 on the main surface of the substrate through an insulating film and a second shield electrode 51 formed between the N type region 71 and the P type impurity layer 9 on the main surface of the substrate through an insulating film. The first shield electrode 52 is connected to a potential V.sub.SS and the second shield electrode 51 and the N type region 71 are connected to a potential V.sub.Type: GrantFiled: October 25, 1991Date of Patent: January 19, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Takahisa Eimori, Wataru Wakamiya, Hiroji Ozaki, Yoshinori Tanaka, Shinichi Satoh
-
Patent number: 5177571Abstract: Disclosed is an LDDMOSFET, in which a gate electrode (2) having a cross-sectional shape having a lower side and an upper side longer than the upper side is formed of only conductive materials, and diffusion layers (5b, 6b) of low concentration and high concentration constituting a drain are both formed so as to be overlapped with portions below the gate electrode (2) utilizing the shape of this gate electrode (2). Since the gate electrode (2) is formed of only the conductive materials, it becomes easy to word the gate electrode (2) so as to be in a desired shape. Since the diffusion layers (5b, 6b) of low concentration and high concentration constituting the drain are both overlapped with the portions below the gate electrode (2), the performance as a transistor is not degraded even if the polarity of the surface of the diffusion layer (5b, 6b) of low concentration is inverted by the effect of hot electrons.Type: GrantFiled: October 23, 1989Date of Patent: January 5, 1993Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shinichi Satoh, Wataru Wakamiya, Takahisa Eimori, Hiroji Ozaki, Yoshinori Tanaka
-
Patent number: 5164803Abstract: A semiconductor device comprises an MOSFET (13) comprising a switching gate electrode (5) and a field shield MOS structure (11) formed on an element isolating region of a semiconductor substrate (1) and performs the element isolation by applying a bias voltage to the field shield (9). The field shield (9) is provided on the element isolating region of the semiconductor substrate (1) through an insulating film (8). A sidewall spacer (12) having its width set such that the field shield (9) may be an offset gate is formed on the side portion of the field shield (9). Then, source and drain layers (6) are formed on the main surface of the semiconductor substrate (1) so as not to overlap with the field shield (9). According to the semiconductor device, since the field shield (9) is the offset gate, it is possible to set high the threshold value on a parasitic MOS transistor and miniaturize the elements.Type: GrantFiled: February 19, 1991Date of Patent: November 17, 1992Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Hiroji Ozaki, Shinichi Satoh, Takahisa Eimori, Wataru Wakamiya, Yoshinori Tanaka
-
Patent number: 5159417Abstract: A semiconductor device comprises a semiconductor substrate (1), a source region (5) and a drain region (6) a first gate electrode (4), a second gate electrode (8), an insulator layer (9) and a conductor layer (10). The semiconductor substrate (1) contains impurity of a first conductive type in a predetermined concentration. The source region (5) and the drain region (6) are formed and spaced on the main surface of the semiconductor substrate (1), and contains impurity of a second conductive type in a concentration which is 10 to 10.sup.3 times as large as that of the impurity of the first conductive type. The first gate electrode (4) is located between the source and drain regions (5) and (6) and formed on the main surface of the semiconductor substrate (1) with an insulating film (3) therebetween. The second gate electrode (8) is formed to have portions overlapping a portion of the source region (5) and a portion of the first gate electrode (4) with an insulating film (7 ) therebetween.Type: GrantFiled: April 2, 1991Date of Patent: October 27, 1992Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Hiroji Ozaki
-
Patent number: 5097310Abstract: A complementary semiconductor device having an improved capability of isolating devices comprises a P well 3 and an N well 2 both formed adjacent to each other on a main surface of a substrate 1, an N type impurity layer formed in the P well 8 on the main surface of the substrate, a P type impurity layer formed in the N well 9 on the main surface of the substrate, an N type region formed at the junction of the N well and the P well 71 on the main surface of the substrate, a first shield electrode 52 formed between the N type impurity layer 8 and the N type region 71 on the main surface of the substrate through an insulating film and a second shield electrode 51 formed between the N type region 71 and the P type impurity layer 9 on the main surface of the substrate through an insulating film. The first shield electrode 52 is connected to a potential V.sub.SS and the second shield electrode 51 and the N type region 71 are connected to a potential V.sub.Type: GrantFiled: September 19, 1989Date of Patent: March 17, 1992Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Takahisa Eimori, Wataru Wakamiya, Hiroji Ozaki, Yoshinori Tanaka, Shinichi Satoh
-
Patent number: 5094965Abstract: A semiconductor device has MOS field effect transistors isolated by a field shield. The field shield has a gate of conductor layers formed spaced apart from each other on a silicon substrate through an insulating film and with the surface thereof being covered with an insulating film. In regions isolated by the field shield, MOS field effect transistors are formed. Each of the MOS field effect transistors has a gate electrode of a conductor layer formed on the silicon substrate through an insulating film and with the surface thereof being covered with an insulating film. An impurity diffused region is formed in a region on the silicon substrate between the gate electrode and the field shield. A portion on an exposed surface of the impurity diffused region between the field shield and the gate electrode is selectively filled with a tungsten buried layer. The tungsten buried layer is formed, flattened relative to the gate electrode and the gate constituting the field shield.Type: GrantFiled: October 31, 1990Date of Patent: March 10, 1992Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Hiroji Ozaki, Takahisa Eimori, Yoshinori Tanaka, Wataru Wakamiya, Shinichi Satoh
-
Patent number: 5089863Abstract: A field effect transistor comprises n type impurity regions formed spaced apart on a P type semiconductor substrate to be the source.multidot.drain regions and a T-shaped gate electrode formed on the region sandwiched by the n type impurity regions with an insulating film interposed therebetween, the gate electrode being formed of upper and lower two layers with the upper layer wider than the lower layer, wherein a n type channel region is formed between the source and the drain when the prescribed voltage is applied to the T-shaped gate electrode.Type: GrantFiled: September 8, 1988Date of Patent: February 18, 1992Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shinichi Satoh, Hiroji Ozaki, Takahisa Eimori
-
Patent number: 5084752Abstract: A semiconductor device includes a substrate (4) in a periphery of which are formed elements isolating regions. A bonding pad (3) is formed above the elements isolating region, with an isolation layer (7) provided therebetween. An underlying layer (12) having a buffering function is formed on a surface of the bonding pad and the semiconductor substrate. In one aspect of the invention, wherein the elements isolating region is formed of LOCOS film (30), the underlying layer is formed between the bonding pad and the LOCOS film. In another aspect of the invention, the elements isolating region is of a field-shield structure (13, 14), and the underlying layer (12) is formed by separating a part of a gate electrode layer (14) of the field shield into an island. The underlying layer buffers the structure against an external force that is applied on the bonding pad in a bonding processing, to thereby prevent generation of cracks in the semiconductor layer.Type: GrantFiled: June 15, 1990Date of Patent: January 28, 1992Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shinichi Satoh, Hiroji Ozaki, Hiroshi Kimura, Wataru Wakamiya, Yoshinori Tanaka
-
Patent number: 5067000Abstract: A first conductor for a field shield and a first insulating film are sequentially formed in a predetermined shape on a major surface of a P-type semiconductor substrate through an insulating film. A third insulating film is formed over the semiconductor substrate so as to cover the first conductor and a second insulating film thereon. The third insulating film is anisotropically etched, so that a sidewall insulating film is formed on sidewalls of the first conductor. Second and third conductors respectively serving as gate electrodes of field effect transistors are formed through a fourth insulating film. N-type impurities are implanted into the major surface of the semiconductor substrate utilizing as masks the first insulating film, the sidewall oxide film, the second conductor and the third conductor and are diffused, to form impurity regions.Type: GrantFiled: August 9, 1989Date of Patent: November 19, 1991Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Takahisa Eimori, Shinichi Satoh, Wataru Wakamiya, Hiroji Ozaki, Yoshinori Tanaka
-
Patent number: 5047817Abstract: A semiconductor memory device according to the present invention comprises a memory cell having one transistor and one stacked capacitor. The stacked capacitor is stacked on the surface of a semiconductor substrate. Further, the stacked capacitor has a structure extending on a gate electrode and a word line through an insulating layer. A lower electrode layer of the capacitor has various concave/convex shapes, i.e. step portions and projecting portions formed on the surface thereof. These shapes are made by employing various etching processes. The lower electrode layer has such various concave/convex shapes formed thereon, so that a surface area and capacitance of the capacitor can be increased.Type: GrantFiled: June 9, 1989Date of Patent: September 10, 1991Assignee: Mitsubishi Denki Kabushiki KasihaInventors: Wataru Wakamiya, Yoshinori Tanaka, Takahisa Eimori, Hiroji Ozaki, Hiroshi Kimura, Shinichi Satoh