Patents by Inventor Hiroshi Kambayashi
Hiroshi Kambayashi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100283083Abstract: Provided is a normally-off field effect transistor using a III-nitride semiconductor. The transistor is provided with a III-nitride semiconductor layer grown on a substrate by including an acceptor and a donor; a gate insulating film which is formed on the III-nitride semiconductor layer to have a thickness to be at a prescribed threshold voltage based on the concentration of the acceptor and that of the donor; a gate electrode formed on the gate insulating film; a first source/drain electrode formed on the III-nitride semiconductor layer to one side of and separate from the gate electrode, directly or via a high dopant concentration region; and a second source/drain electrode formed away from the gate electrode and the first source/drain electrode, on or under the III-nitride semiconductor layer, directly or via a high dopant concentration region.Type: ApplicationFiled: June 14, 2007Publication date: November 11, 2010Inventors: Yuki Niiyama, Shinya Ootomo, Tatsuyuki Shinagawa, Takehiko Nomura, Seikoh Yoshida, Hiroshi Kambayashi
-
Patent number: 7821035Abstract: A second semiconductor layer of a second nitride-based compound semiconductor with a wider bandgap formed on a first semiconductor layer of a first nitride-based compound semiconductor with a smaller bandgap includes an opening, on which a gate insulating layer is formed at a portion exposed through the opening. A first source electrode and a first drain electrode formed across a first gate electrode make an ohmic contact to the second semiconductor layer. A second source electrode and a second drain electrode formed across a second gate electrode that makes a Schottky contact to the second semiconductor layer make an ohmic contact to the second semiconductor layer.Type: GrantFiled: December 1, 2008Date of Patent: October 26, 2010Assignee: The Furukawa Electric Co., Ltd.Inventors: Takehiko Nomura, Hiroshi Kambayashi, Yuki Niiyama, Seikoh Yoshida
-
Patent number: 7812371Abstract: The field effect transistor includes a laminated structure in which a buffer layer, and an electron transporting layer (undoped GaN layer), and an electron supplying layer (undoped AlGaN layer) are laminated in sequence on a sapphire substrate. An npn laminated structure is formed on a source region of the electron supplying layer, and a source electrode is formed on the npn laminated structure. A drain electrode is formed in a drain region of the electron supplying layer, and an insulating film is formed in an opening region formed in the gate region. When a forward voltage greater than a threshold is applied to the gate electrode, an inversion layer is formed and the drain current flows. By changing a thickness and an impurity concentration of the p-type GaN layer, the threshold voltage can be controlled. The electrical field concentration between the gate electrode and the drain electrode is relaxed due to the drift layer, and voltage resistance improves.Type: GrantFiled: March 5, 2009Date of Patent: October 12, 2010Assignee: Furukawa Electric Co., Ltd.Inventors: Shusuke Kaya, Seikoh Yoshida, Masatoshi Ikeda, legal representative, Sadahiro Kato, Takehiko Nomura, Nariaki Ikeda, Masayuki Iwami, Yoshihiro Sato, Hiroshi Kambayashi, Yuki Niiyama
-
Publication number: 20100219455Abstract: An active layer of a first conductive-type includes a channel area. A first contact area and a second contact area of a second conductive-type are formed at positions across the channel area. A source electrode is formed on the first contact area. A drain electrode is formed on the second contact area. A gate electrode is formed above the channel area via a gate insulating layer. A reduced surface field zone of the second conductive-type is formed in the channel area at a position close to the second contact area. Thickness of the reduced surface field zone is 30 nanometers to 100 nanometers.Type: ApplicationFiled: February 4, 2010Publication date: September 2, 2010Inventors: Yuki Niiyama, Seikoh Yoshida, Takehiko Nomura, Hiroshi Kambayashi
-
Publication number: 20100219451Abstract: A p-type nitride compound semiconductor layer is formed on a buffer formed on a substrate. An n-type contact region is formed by ion implantation under a source electrode and a drain electrode. An electric-field reducing layer made of an n-type nitride compound semiconductor is formed on the p-type nitride compound semiconductor layer. A career density of the electric-field reducing layer is lower than that of the n-type contact region. A first end portion of the electric-field reducing layer contacts with the n-type contact region, and a second end portion of the electric-field reducing layer overlaps with a gate electrode.Type: ApplicationFiled: December 29, 2009Publication date: September 2, 2010Inventors: Tat-Sing Paul Chow, Takehiko Nomura, Yuki Niiyama, Hiroshi Kambayashi, Seikoh Yoshida
-
Publication number: 20100117186Abstract: The invention provides a semiconductor device and a method for fabricating the same capable of preventing a field plate portion from being delaminated from an insulating film by stress inherent in a semiconductor layer even if the stress is released in forming a trench in part of the semiconductor layer where the semiconductor device is to be separated and capable of having a higher breakdown property of the semiconductor device. The semiconductor device has source, drain and gate electrodes, insulating films that insulate the electrodes on an electron supplying layer and a mesa-structure formed at part where the semiconductor device is to be separated. The gate electrode has a first electrode layer having a function of the electrode and a second electrode layer having a field plate portion whose part that contacts with the insulating film is made of a metallic material that adheres well to the insulating film.Type: ApplicationFiled: June 24, 2009Publication date: May 13, 2010Inventors: Hiroshi Kambayashi, Shusuke Kaya, Nariaki Ikeda
-
Publication number: 20100041146Abstract: A three-dimensional cell culture carrier of the present invention includes a fibrous structure having a three-dimensional space for cell culture. The fibrous structure is formed of a plurality of intertangled fibers. Each of the fibers used in the fibrous structure is made of a material having a visible light transmittance of 40% or more (preferably 50% or more) when it is formed into a shape having a thickness of 3 mm. Examples of such fibers include glass fibers. The fiber has an aspect ratio of 1 or more, and a fiber diameter of 100 ?m to 700 ?m.Type: ApplicationFiled: January 11, 2008Publication date: February 18, 2010Applicant: NIPPON SHEET GLASS COMPANY, LIMITEDInventors: Hiroshi Kambayashi, Masanobu Tsuda, Noriaki Sato, Keizaburo Miki, Nanako Mitani
-
Publication number: 20090325339Abstract: An optical absorption layer comprised of a substance having a band gap energy smaller than that of GaN is formed on an implanted region formed in a pGaN layer as a ground layer. There is performed an annealing step from an upper surface of a substrate with predetermined light such as infrared light, a red light, or the like, which has energy smaller than the band gap energy of the pGaN layer. The optical absorption layer has an absorption coefficient of the light in the annealing step larger than that of the pGaN layer. Accordingly, it is possible to selectively perform a heat treatment on a region directly under the optical absorption layer or a region in a vicinity thereof (the implanted region).Type: ApplicationFiled: March 26, 2009Publication date: December 31, 2009Inventors: Yuki Niiyama, Hiroshi Kambayashi, Takehiko Nomura, Seikoh Yoshida, Masatoshi Ikeda
-
Publication number: 20090278172Abstract: The field effect transistor includes a laminated structure in which a buffer layer, and an electron transporting layer (undoped GaN layer), and an electron supplying layer (undoped AlGaN layer) are laminated in sequence on a sapphire substrate. An npn laminated structure is formed on a source region of the electron supplying layer, and a source electrode is formed on the npn laminated structure. A drain electrode is formed in a drain region of the electron supplying layer, and an insulating film is formed in an opening region formed in the gate region. When a forward voltage greater than a threshold is applied to the gate electrode, an inversion layer is formed and the drain current flows. By changing a thickness and an impurity concentration of the p-type GaN layer, the threshold voltage can be controlled. The electrical field concentration between the gate electrode and the drain electrode is relaxed due to the drift layer, and voltage resistance improves.Type: ApplicationFiled: March 5, 2009Publication date: November 12, 2009Inventors: Shusuke Kaya, Seikoh Yoshida, Sadahiro Kato, Takehiko Nomura, Nariaki Ikeda, Masayuki Iwami, Yoshihiro Sato, Hiroshi Kambayashi, Yuki Niiyama, Masatoshi Ikeda
-
Publication number: 20090250767Abstract: A second semiconductor layer of a second nitride-based compound semiconductor with a wider bandgap formed on a first semiconductor layer of a first nitride-based compound semiconductor with a smaller bandgap includes an opening, on which a gate insulating layer is formed at a portion exposed through the opening. A first source electrode and a first drain electrode formed across a first gate electrode make an ohmic contact to the second semiconductor layer. A second source electrode and a second drain electrode formed across a second gate electrode that makes a Schottky contact to the second semiconductor layer make an ohmic contact to the second semiconductor layer.Type: ApplicationFiled: December 1, 2008Publication date: October 8, 2009Applicant: THE FURUKAWA ELECTRIC CO., LTD.Inventors: Takehiko Nomura, Hiroshi Kambayashi, Yuki Niiyama, Seikoh Yoshida
-
Publication number: 20090242938Abstract: A field effect transistor formed of a semiconductor of a III group nitride compound, includes an electron running layer formed on a substrate and formed of GaN; an electron supplying layer formed on the electron running layer and formed of AlxGal-xN (0.01?x?0.4), the electron supplying layer having a band gap energy different from that of the electron running layer and being separated with a recess region having a depth reaching the electron running layer; a source electrode and a drain electrode formed on the electron supplying layer with the recess region in between; a gate insulating film layer formed on the electron supplying layer for covering a surface of the electron running layer in the recess region; and a gate electrode formed on the gate insulating film layer in the recess region. The electron supplying layer has a layer thickness between 5.5 nm and 40 nm.Type: ApplicationFiled: March 26, 2009Publication date: October 1, 2009Inventors: Yuki Niiyama, Seikoh Yoshida, Masatoshi Ikada, Hiroshi Kambayashi, Takahiko Nomura, Masayuki Iwami, Shinya Ootomo
-
Publication number: 20090246924Abstract: The laser beam with a wavelength having a higher energy than the band gap energy of the material forming the carrier moving layer is irradiated to activate the impurities contained in the constituent layer of the field effect transistor in the method of producing the field effect transistor. The method of the invention does not apply the heating of the substrate or the sample stage to raise the temperature of the semiconductor layer using the thermal conductivity so as to activate the impurities. Thus, the implanted impurities can be activated without deteriorating the performance of the device and reliability.Type: ApplicationFiled: March 26, 2009Publication date: October 1, 2009Inventors: Yuki NIIYAMA, Seikoh Yoshida, Masatoshi Ikeda, Hiroshi Kambayashi, Takehiko Nomura
-
Publication number: 20090194790Abstract: A field effect transistor has an MOS structure and is formed of a nitride based compound semiconductor. The field effect transistor includes a substrate; a semiconductor operating layer having a recess part and formed on the substrate; an insulating layer formed on the semiconductor operating layer including the recess part; a gate electrode formed on the insulating layer at the recess part; and a source electrode and a drain electrode formed on the semiconductor operating layer with the recess part in between and electrically connected to the semiconductor operating layer. The recess part includes a side wall protruding and inclined relative to the semiconductor operating layer.Type: ApplicationFiled: January 8, 2009Publication date: August 6, 2009Inventors: Yoshihiro Sato, Hiroshi Kambayashi, Yuki Niiyama, Takehiko Nomura, Seikoh Yoshida, Masayuki Iwami, Jiang Li
-
Publication number: 20090140295Abstract: A GaN-based semiconductor device includes a silicon substrate; an active layer of a GaN-based semiconductor formed on the silicon substrate; a trench formed in the active layer and extending from a top surface of the active layer to the silicon substrate; a first electrode formed on an internal wall surface of the trench so that the first electrode extends from the top surface of the active layer to the silicon substrate; a second electrode formed on the active layer so that a current flows between the first electrode and the second electrode via the active layer; and a bottom electrode formed on a bottom surface of the silicon substrate. The first electrode is formed of a metal capable of being in ohmic contact with the silicon substrate and the active layer.Type: ApplicationFiled: November 13, 2008Publication date: June 4, 2009Inventors: Shusuke Kaya, Seikoh Yoshida, Sadahiro Kato, Takehiko Nomura, Nariaki Ikeda, Masayuki Iwami, Yoshihiro Sato, Hiroshi Kambayashi, Koh Li
-
Publication number: 20090105061Abstract: The present invention provides a glass composition that has good formability and tends not to cause electric-field breakdown when formed into a spacer for an electron beam-excited display. The present invention relates to a glass composition that contains the following components, in terms of mass %: 20?SiO2<40, 6<B2O3?30, 0?Al2O3?20, 45?(SiO2+B2O3+Al2O3)?74, 0?MgO?15, 5?CaO?40, 0?SrO?30, 0?BaO?25, 0<(SrO+BaO)?50, 20?(MgO+CaO+SrO+BaO)?60, 0?ZnO?10, 0?ZrO2<10, 0?La2O3?20, 0?Y2O3?10, 0?TiO2?3, 1?Fe2O3?12, 0?Nb2O5?10, 0?Ta2O5?10, and 1?TiO2+Fe2O3+Nb2O5+Ta2O5?12 and that is substantially free of alkali metal oxide.Type: ApplicationFiled: April 27, 2007Publication date: April 23, 2009Applicant: Nippon Sheet Glass Company, LimitedInventors: Kosuke Fujiwara, Akihiro Koyama, Hiroshi Kambayashi
-
Publication number: 20070051979Abstract: A semiconductor device includes a plurality of electrodes arranged on a compound semiconductor layer grown on a substrate, and a surface protection film that protects a surface of a semiconductor layer on the compound semiconductor layer between the electrodes. A refractive index of the surface protection film is controlled so that a stress caused by the surface protection film on the surface of the semiconductor layer is minimized.Type: ApplicationFiled: August 29, 2006Publication date: March 8, 2007Applicant: The Furukawa Electric Co, Ltd.Inventors: Hiroshi Kambayashi, Nariaki Ikeda, Seikoh Yoshida