Patents by Inventor Hiroshi Maejima
Hiroshi Maejima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230307016Abstract: A first conductor extends along first and second axes. A first memory pillar is provided in the first conductor and includes a first semiconductor and a charge accumulation layer. A second conductor extends along the second axis and is in contact with the first memory pillar. A third conductor extends along the first and second axes and is arranged with a distance from the first conductor along the second axis. A second memory pillar is provided in the third conductor and includes a second semiconductor and a charge accumulation layer. The fourth conductor extends along the second axis and is in contact with the second memory pillar. The fifth conductor extends along the second axis and is coupled to the first and second memory pillars.Type: ApplicationFiled: June 20, 2022Publication date: September 28, 2023Applicant: Kioxia CorporationInventors: Hiroshi Maejima, Toshifumi Hashimoto
-
Publication number: 20230298673Abstract: A memory device includes a first memory cell and a second memory cell each corresponding to a first column address, a first sense amplifier unit, a first bit line connected between the first memory cell and the first sense amplifier unit, and a second bit line connected between the second memory cell and the first sense amplifier unit.Type: ApplicationFiled: September 1, 2022Publication date: September 21, 2023Applicant: Kioxia CorporationInventor: Hiroshi MAEJIMA
-
Patent number: 11756946Abstract: A semiconductor storage device includes a plurality of memory chips and a circuit chip. The plurality of memory chips and the circuit chip are stacked on each other. Each of the plurality of memory chips has a memory cell array that includes a plurality of memory cells. The circuit chip includes a data latch configured to store page data for writing or reading data into or from the memory cell array of each of the memory chips.Type: GrantFiled: June 23, 2022Date of Patent: September 12, 2023Assignee: Kioxia CorporationInventors: Tomoya Sanuki, Toshio Fujisawa, Hiroshi Maejima, Takashi Maeda
-
Patent number: 11756623Abstract: A semiconductor storage device includes word lines extending in first and second directions, and separated from each other in a third direction, sense amplifier circuits that partially overlap the word lines in the third direction, memory strings intersecting the word lines and extending in the third direction, memory-side bit lines extending in the first direction, separated from each other in the second direction, and including first and second adjacent memory-side bit lines, circuit-side bit lines between the word lines and the sense amplifier circuits and partially overlapping the respective memory-side bit lines in the third direction, and contact plugs extending in the third direction and respectively connecting the memory-side bit lines and the circuit-side bit lines. The contact plugs include first and second contract plugs that are electrically connected to the first and second memory-side bit lines, respectively, and are not aligned along the first or second direction.Type: GrantFiled: December 29, 2021Date of Patent: September 12, 2023Assignee: Kioxia CorporationInventor: Hiroshi Maejima
-
Patent number: 11727993Abstract: A three dimensional stacked nonvolatile semiconductor memory according to an example of the present invention includes a memory cell array comprised of first and second blocks. The first block has a first cell unit which includes a memory cell to be programmed and a second cell unit which does not include a memory cell to be programmed, and programming is executed by applying a program potential or a transfer potential to word lines in the first block after the initial potential of channels of the memory cells in the first and second cell units is set to a plus potential. In the programming, the program potential and the transfer potential are not applied to word lines in the second block.Type: GrantFiled: July 14, 2022Date of Patent: August 15, 2023Assignee: Kioxia CorporationInventor: Hiroshi Maejima
-
Patent number: 11715533Abstract: A memory device includes first and second memory strings, first and second word lines and a controller. The first memory string includes first and second memory cells, a first select transistor, a second select transistor, and a third select transistor between the first and second memory cells. The second memory string includes third and fourth memory cells, a fourth select transistor above the third memory cell, a fifth select transistor below the fourth memory cell, and a sixth select transistor between the third and fourth memory cells. The first word line is electrically connected to gates of the first and third memory cells. The second word line is electrically connected to gates of the second and fourth memory cells. The controller is configured to execute a read operation on one of the memory cells, the read operation including a first phase and a second phase after the first phase.Type: GrantFiled: July 16, 2021Date of Patent: August 1, 2023Assignee: Kioxia CorporationInventor: Hiroshi Maejima
-
Patent number: 11705443Abstract: A semiconductor memory device according to an embodiment includes a substrate, a first memory cell, a first bit line, a first word line, a first transistor, and a second transistor. The first memory cell is provided above the substrate. The first bit line extends in a first direction. The first bit line is coupled to the first memory cell. The first word line extends in a second direction intersecting the first direction. The first word line is coupled to the first memory cell. The first transistor is provided on the substrate. The first transistor is coupled to the first bit line. The second transistor is provided below the first memory cell and on the substrate. The second transistor is coupled to the first word line.Type: GrantFiled: September 4, 2020Date of Patent: July 18, 2023Assignee: Kioxia CorporationInventors: Hiroshi Maejima, Katsuaki Isobe, Nobuaki Okada, Hiroshi Nakamura, Takahiro Tsurudo
-
Publication number: 20230154536Abstract: According to One embodiment, a semiconductor memory device includes: a first memory cell array; a, second memory cell array arranged above the memory cell array; a third memory cell array arranged adjacent to the first memory cell array; a fourth memory cell array arranged above the third memory cell array and arranged adjacent to the second memory cell array; a first lord line coupled to the first memory cell array and the second memory cell array; a second word line coupled to the third memory cell array and the fourth memory cell array; a first bit line coupled to the first memory cell array and the fourth memory cell array; and a second bit line coupled to the second memory cell array an the third memory cell array.Type: ApplicationFiled: June 15, 2022Publication date: May 18, 2023Applicant: Kioxia CorporationInventor: Hiroshi MAEJIMA
-
Publication number: 20230154547Abstract: According to one embodiment, a semiconductor memory device includes first and second memory cells; a first word line connected to the first and second memory cells; a first bit line connected to the first memory cell; a second bit line connected to the second memory cell; a first sense amplifier connected to the first bit line; a second sense amplifier connected to the second bit line; a voltage generation circuit; and a first row decoder which supplies a voltage to the first word line.Type: ApplicationFiled: January 19, 2023Publication date: May 18, 2023Applicant: KIOXIA CORPORATIONInventors: Takeshi HIOKA, Tsukasa KOBAYASHI, Koji KATO, Yuki SHIMIZU, Hiroshi MAEJIMA
-
Publication number: 20230113054Abstract: A semiconductor memory device includes a memory cell array having memory strings that include memory cells and first and second selection transistors. During a read operation, a controller applies a first voltage higher than ground to a source line, and a second voltage to a first and second selection gate lines that are connected to a selected memory string. The second voltage is also applied to the first selection gate lines connected to non-selected memory strings during a first period of the read operation. A third voltage higher than ground and lower than the second voltage is applied to the first selection gate lines connected to non-selected memory strings during a second period of the read operation subsequent to the first period.Type: ApplicationFiled: December 13, 2022Publication date: April 13, 2023Inventor: Hiroshi MAEJIMA
-
Publication number: 20230080259Abstract: According to one embodiment, a semiconductor memory device includes a memory cell, a first voltage generator and a second voltage generator. The memory cell is provided above a substrate. The first voltage generator is provided between the substrate and the memory cell. The first voltage generator is configured to generate a first voltage to be supplied to the memory cell. The second voltage generator is provided between the substrate and the memory cell. The second voltage generator is configured to generate the first voltage and have a circuit configuration equivalent to the first voltage generator.Type: ApplicationFiled: November 17, 2022Publication date: March 16, 2023Applicant: Kioxia CorporationInventors: Tomoya SANUKI, Hiroshi MAEJIMA, Tetsuaki UTSUMI
-
Publication number: 20230074030Abstract: A semiconductor memory device includes a memory chip. The memory chip includes a first region including a plurality of first memory cells and second memory cells, a second region different from the first region, a plurality of first word lines stacked apart from each other in a first direction in the first and second regions, a first pillar including a first semiconductor layer extending through the first word lines, and a first insulator layer provided between the first semiconductor layer and the first word lines, in the first region, the first memory cells being located at intersections of the first pillar with the first word lines, a first bonding pad in the second region, and a first transistor between the first word lines and the first bonding pad, and connected between one of the first word lines and the first bonding pad, in the second region.Type: ApplicationFiled: November 10, 2022Publication date: March 9, 2023Inventors: Hiroshi MAEJIMA, Toshifumi HASHIMOTO, Takashi MAEDA, Masumi SAITOH, Tetsuaki UTSUMI
-
Patent number: 11594546Abstract: A semiconductor memory device according to an embodiment includes a memory chip and a circuit chip. The memory chip includes first and second joint metals. The circuit chip includes first and second sense amplifiers, and third and fourth joint metals facing the first and second joint metals, respectively. The first sense amplifier includes first and second active regions. The first active region includes a first transistor coupled between the third joint metal and the second active region. The second amplifier includes third and fourth active region. The third active region includes a second transistor coupled between the fourth joint metal and the fourth active region. The third and fourth joint metals overlap the first and third active regions, respectively.Type: GrantFiled: February 20, 2020Date of Patent: February 28, 2023Assignee: KIOXIA CORPORATIONInventors: Naohito Morozumi, Hiroshi Maejima
-
Patent number: 11594285Abstract: According to one embodiment, a semiconductor memory device includes first and second memory cells; a first word line connected to the first and second memory cells; a first bit line connected to the first memory cell; a second bit line connected to the second memory cell; a first sense amplifier connected to the first bit line; a second sense amplifier connected to the second bit line; a voltage generation circuit; and a first row decoder which supplies a voltage to the first word line.Type: GrantFiled: September 22, 2021Date of Patent: February 28, 2023Assignee: Kioxia CorporationInventors: Takeshi Hioka, Tsukasa Kobayashi, Koji Kato, Yuki Shimizu, Hiroshi Maejima
-
Publication number: 20230032500Abstract: A semiconductor storage device includes memory cells, select transistors, memory strings, first and second blocks, word lines, and select gate lines. In the memory string, the current paths of plural memory cells are connected in series. When data are written in a first block, after a select gate line connected to the gate of a select transistor of one of the memory strings in the first block is selected, the data are sequentially written in the memory cells in the memory string connected to the selected select gate line. When data are written in the second block, after a word line connected to the control gates of memory cells of different memory strings in the second block is selected, the data are sequentially written in the memory cells of the different memory strings in the second block which have their control gates connected to the selected word line.Type: ApplicationFiled: October 7, 2022Publication date: February 2, 2023Inventor: Hiroshi MAEJIMA
-
Patent number: 11568936Abstract: A semiconductor memory device includes a memory cell array having memory strings that include memory cells and first and second selection transistors. During a read operation, a controller applies a first voltage higher than ground to a source line, and a second voltage to a first and second selection gate lines that are connected to a selected memory string. The second voltage is also applied to the first selection gate lines connected to non-selected memory strings during a first period of the read operation. A third voltage higher than ground and lower than the second voltage is applied to the first selection gate lines connected to non-selected memory strings during a second period of the read operation subsequent to the first period.Type: GrantFiled: October 15, 2021Date of Patent: January 31, 2023Assignee: KIOXIA CORPORATIONInventor: Hiroshi Maejima
-
Patent number: 11538791Abstract: A semiconductor memory device includes a memory chip. The memory chip includes a first region including a plurality of first memory cells and second memory cells, a second region different from the first region, a plurality of first word lines stacked apart from each other in a first direction in the first and second regions, a first pillar including a first semiconductor layer extending through the first word lines, and a first insulator layer provided between the first semiconductor layer and the first word lines, in the first region, the first memory cells being located at intersections of the first pillar with the first word lines, a first bonding pad in the second region, and a first transistor between the first word lines and the first bonding pad, and connected between one of the first word lines and the first bonding pad, in the second region.Type: GrantFiled: February 26, 2020Date of Patent: December 27, 2022Assignee: KIOXIA CORPORATIONInventors: Hiroshi Maejima, Toshifumi Hashimoto, Takashi Maeda, Masumi Saitoh, Tetsuaki Utsumi
-
Patent number: 11508697Abstract: According to one embodiment, a semiconductor memory device includes a memory cell, a first voltage generator and a second voltage generator. The memory cell is provided above a substrate. The first voltage generator is provided between the substrate and the memory cell. The first voltage generator is configured to generate a first voltage to be supplied to the memory cell. The second voltage generator is provided between the substrate and the memory cell. The second voltage generator is configured to generate the first voltage and have a circuit configuration equivalent to the first voltage generator.Type: GrantFiled: March 2, 2020Date of Patent: November 22, 2022Assignee: Kioxia CorporationInventors: Tomoya Sanuki, Hiroshi Maejima, Tetsuaki Utsumi
-
Patent number: 11501833Abstract: A semiconductor storage device includes memory cells, select transistors, memory strings, first and second blocks, word lines, and select gate lines. In the memory string, the current paths of plural memory cells are connected in series. When data are written in a first block, after a select gate line connected to the gate of a select transistor of one of the memory strings in the first block is selected, the data are sequentially written in the memory cells in the memory string connected to the selected select gate line. When data are written in the second block, after a word line connected to the control gates of memory cells of different memory strings in the second block is selected, the data are sequentially written in the memory cells of the different memory strings in the second block which have their control gates connected to the selected word line.Type: GrantFiled: February 12, 2020Date of Patent: November 15, 2022Assignee: KIOXIA CORPORATIONInventor: Hiroshi Maejima
-
Publication number: 20220351778Abstract: A three dimensional stacked nonvolatile semiconductor memory according to an example of the present invention includes a memory cell array comprised of first and second blocks. The first block has a first cell unit which includes a memory cell to be programmed and a second cell unit which does not include a memory cell to be programmed, and programming is executed by applying a program potential or a transfer potential to word lines in the first block after the initial potential of channels of the memory cells in the first and second cell units is set to a plus potential. In the programming, the program potential and the transfer potential are not applied to word lines in the second block.Type: ApplicationFiled: July 14, 2022Publication date: November 3, 2022Applicant: Kioxia CorporationInventor: Hiroshi MAEJIMA