Patents by Inventor Hiroshi Yanagigawa
Hiroshi Yanagigawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240006344Abstract: A semiconductor device includes a chip mounting portion and a semiconductor chip provided on the chip mounting portion via a conductive adhesive material. Here, a planar shape of the semiconductor chip is a quadrangular shape. Also, in plan view, a plurality of thin portions is formed at a plurality of corner portions of the semiconductor chip, respectively. Also, the plurality of thin portions respectively formed at the plurality of corner portions of the semiconductor chip is spaced apart from each other. Further, thickness of each of the plurality of thin portions is smaller than a thickness of the semiconductor chip other than the plurality of the thin portions.Type: ApplicationFiled: June 7, 2023Publication date: January 4, 2024Inventors: Yasutaka NAKASHIBA, Toshiyuki HATA, Hiroshi YANAGIGAWA, Tomohisa SEKIGUCHI
-
Publication number: 20230275069Abstract: A semiconductor device includes a first semiconductor chip including a first MOSFET of n-type and a first parasitic diode and a second semiconductor chip including a second MOSFET of n-type and a second parasitic diode. A first source electrode and a first gate wiring are formed on a first front surface of the first semiconductor chip, and a first drain electrode is formed on a first back surface of the first semiconductor chip. A second source electrode and a second gate wiring are formed on a second front surface of the second semiconductor chip, and a second drain electrode is formed on a second back surface of the second semiconductor chip. The first back surface and the second back surface are faced to each other such that the first drain electrode and the second drain electrode are in contact with each other via a conductive tape.Type: ApplicationFiled: November 29, 2022Publication date: August 31, 2023Inventors: Hiroshi YANAGIGAWA, Yasutaka NAKASHIBA, Toshiyuki HATA
-
Publication number: 20230246002Abstract: A semiconductor device includes: a first semiconductor chip including a first MOSFET of n-type and a first parasitic diode; and a second semiconductor chip including a second MOSFET of n-type and a second parasitic diode. A first source electrode and a first gate wiring are formed in a first front surface of the first semiconductor chip, and a first drain electrode is formed in a first back surface of the first semiconductor chip. A second source electrode and a second gate wiring are formed in a second front surface of the second semiconductor chip, and a second drain electrode is formed in a second back surface of the second semiconductor chip. The first front surface and the second front surface face each other such that the first source electrode and the second source electrode are in contact with each other via a conductive paste.Type: ApplicationFiled: November 29, 2022Publication date: August 3, 2023Inventors: Yasutaka NAKASHIBA, Hiroshi YANAGIGAWA, Kazuhisa MORI, Toshiyuki HATA
-
Publication number: 20230112550Abstract: A semiconductor device and a method of manufacturing the same capable of ensuring a sufficient breakdown voltage near a terminal end portion of a cell portion are provided. The cell portion includes a first cell column region and a second cell column region adjacent to each other, and a first cell trench gate and a second cell trench gate arranged between the first cell column region and the second cell column region. An outer peripheral portion includes an outer peripheral trench gate connected to an end portion of each of the first cell trench gate and the second cell trench gate, and a first outer peripheral column region arranged on the cell portion side with respect to the outer peripheral trench gate and extended across the first cell trench gate and the second cell trench gate in plan view.Type: ApplicationFiled: August 11, 2022Publication date: April 13, 2023Inventors: Yuta NABUCHI, Hiroshi YANAGIGAWA, Katsumi EIKYU, Atsushi SAKAI
-
Patent number: 11557648Abstract: In a trench gate type power MOSFET having a super-junction structure, both improvement of a breakdown voltage of a device and reduction of on-resistance are achieved. The trench gate and a column region are arranged so as to be substantially orthogonal to each other in a plan view, and a base region (channel forming region) and the column region are arranged separately in a cross-sectional view.Type: GrantFiled: December 8, 2020Date of Patent: January 17, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Hiroshi Yanagigawa, Katsumi Eikyu, Masami Sawada, Akihiro Shimomura, Kazuhisa Mori
-
Patent number: 11362207Abstract: A semiconductor device according to an embodiment comprises: a cell portion in which a vertical type MOSFET is formed; and a termination portion arranged adjacent to the cell portion. The termination portion includes a connection trench gate provided along a first direction. The cell portion includes: a plurality of first column regions provided along a second direction intersecting the first direction; and a plurality of trench gates provided along the second direction such that two trench gates are arranged between the two adjacent first column regions. The plurality of trench gates extend from the cell portion to the termination portion and are connected to the connection trench gate. The plurality of first column regions extend from the cell portion to the termination portion, and the termination portion includes a plurality of second column regions different from the plurality of first column regions.Type: GrantFiled: November 11, 2020Date of Patent: June 14, 2022Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Atsushi Sakai, Satoru Tokuda, Ryuuji Umemoto, Katsumi Eikyu, Hiroshi Yanagigawa
-
Publication number: 20210217844Abstract: In a trench gate type power MOSFET having a super-junction structure, both improvement of a breakdown voltage of a device and reduction of on-resistance are achieved. The trench gate and a column region are arranged so as to be substantially orthogonal to each other in a plan view, and a base region (channel forming region) and the column region are arranged separately in a cross-sectional view.Type: ApplicationFiled: December 8, 2020Publication date: July 15, 2021Inventors: Hiroshi YANAGIGAWA, Katsumi EIKYU, Masami SAWADA, Akihiro SHIMOMURA, Kazuhisa MORI
-
Publication number: 20210159331Abstract: A semiconductor device according to an embodiment comprises: a cell portion in which a vertical type MOSFET is formed; and a termination portion arranged adjacent to the cell portion. The termination portion includes a connection trench gate provided along a first direction. The cell portion includes: a plurality of first column regions provided along a second direction intersecting the first direction; and a plurality of trench gates provided along the second direction such that two trench gates are arranged between the two adjacent first column regions. The plurality of trench gates extend from the cell portion to the termination portion and are connected to the connection trench gate. The plurality of first column regions extend from the cell portion to the termination portion, and the termination portion includes a plurality of second column regions different from the plurality of first column regions.Type: ApplicationFiled: November 11, 2020Publication date: May 27, 2021Inventors: Atsushi SAKAI, Satoru TOKUDA, Ryuuji UMEMOTO, Katsumi EIKYU, Hiroshi YANAGIGAWA
-
Patent number: 11004749Abstract: A semiconductor device for suppressing a variation in characteristics caused by a current flowing at the time of breakdown is disclosed. The first power MOS transistor Q 1 and the column CLM are formed in the first element region FCM defined in the epitaxial layer NEL, and the second power MOS transistor Q 2 is formed in the second element region RCM. The first power MOS transistor Q 1 includes a first trench gate electrode TGE1, and the second power MOS transistor Q 2 includes a second trench gate electrode TGE2. The depth GDP1 of the first trench gate electrode TGE1 is shallower than the depth GDP2 of the second trench gate electrode TGE2.Type: GrantFiled: September 17, 2019Date of Patent: May 11, 2021Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Taro Moriya, Hiroshi Yanagigawa, Kazuhisa Mori
-
Publication number: 20200411683Abstract: To reduce on-resistance while suppressing a characteristic variation increase of a vertical MOSFET with a Super Junction structure, the vertical MOSFET includes a semiconductor substrate having an n-type drift region, a p-type base region formed on the surface of the n-type drift region, a plurality of p-type column regions disposed in the n-type drift region at a lower portion of the p-type base region by a predetermined interval, a plurality of trenches whose bottom surface reaches a position deeper than the p-type base region and that is disposed between the adjacent p-type column regions, a plurality of gate electrodes formed in the plurality of trenches, and an n-type source region formed on the side of the gate electrode in the p-type base region.Type: ApplicationFiled: June 18, 2020Publication date: December 31, 2020Inventors: Yoshinori KAYA, Katsumi EIKYU, Akihiro SHIMOMURA, Hiroshi YANAGIGAWA, Kazuhisa MORI
-
Patent number: 10763336Abstract: A semiconductor device which simplifies the manufacturing process while decreasing the width of separation between a first MOS transistor area and a second MOS transistor area, and a method for manufacturing the semiconductor device. A first MOS transistor and a second MOS transistor configure a bidirectional switch. The first MOS transistor and second MOS transistor each have a vertical trench structure. A first impurity region abuts on the side wall of a first gate trench of a first MOS transistor element outside the first MOS transistor area and is electrically coupled to a first source region.Type: GrantFiled: September 4, 2018Date of Patent: September 1, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Hiroshi Yanagigawa
-
Publication number: 20200126977Abstract: A semiconductor device for suppressing a variation in characteristics caused by a current flowing at the time of breakdown is disclosed. The first power MOS transistor Q 1 and the column CLM are formed in the first element region FCM defined in the epitaxial layer NEL, and the second power MOS transistor Q 2 is formed in the second element region RCM. The first power MOS transistor Q 1 includes a first trench gate electrode TGE1, and the second power MOS transistor Q 2 includes a second trench gate electrode TGE2. The depth GDP1 of the first trench gate electrode TGE1 is shallower than the depth GDP2 of the second trench gate electrode TGE2.Type: ApplicationFiled: September 17, 2019Publication date: April 23, 2020Inventors: Taro MORIYA, Hiroshi YANAGIGAWA, Kazuhisa MORI
-
Patent number: 10529846Abstract: A semiconductor device includes a semiconductor substrate, a gate electrode, and a first contact plug. The semiconductor substrate includes a first surface and a second surface. Over the semiconductor substrate, a source region, a drain region, a drift region, and a body region are formed. A first trench in which the gate electrode is buried is formed in the first surface. The first surface includes an effective region and a peripheral region. The first trench extends from the peripheral region over the effective region along a first direction. The gate electrode includes a portion opposed to and insulated from the body region sandwiched between the source region and the drift region. In the peripheral region, the first contact plug is electrically coupled to the gate electrode buried in the first trench such that its longer side is along the first direction when seen in a plan view.Type: GrantFiled: July 5, 2018Date of Patent: January 7, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Taro Moriya, Hiroyoshi Kudou, Hiroshi Yanagigawa
-
Patent number: 10250255Abstract: A semiconductor device and a circuit arrangement are provided so as to reduce an on resistance. A first power MOS transistor and a second power MOS transistor are formed on the same semiconductor substrate. A first power MOS transistor formed in a first element formation region has a columnless structure including no columns. The second power MOS transistor formed in a second element formation region has an SJ structure including columns.Type: GrantFiled: April 6, 2016Date of Patent: April 2, 2019Assignee: Renesas Electronics CorporationInventor: Hiroshi Yanagigawa
-
Publication number: 20190097008Abstract: A semiconductor device which simplifies the manufacturing process while decreasing the width of separation between a first MOS transistor area and a second MOS transistor area, and a method for manufacturing the semiconductor device. A first MOS transistor and a second MOS transistor configure a bidirectional switch. The first MOS transistor and second MOS transistor each have a vertical trench structure. A first impurity region abuts on the side wall of a first gate trench of a first MOS transistor element outside the first MOS transistor area and is electrically coupled to a first source region.Type: ApplicationFiled: September 4, 2018Publication date: March 28, 2019Inventor: Hiroshi YANAGIGAWA
-
Publication number: 20190043983Abstract: A semiconductor device includes a semiconductor substrate, a gate electrode, and a first contact plug. The semiconductor substrate includes a first surface and a second surface. Over the semiconductor substrate, a source region, a drain region, a drift region, and a body region are formed. A first trench in which the gate electrode is buried is formed in the first surface. The first surface includes an effective region and a peripheral region. The first trench extends from the peripheral region over the effective region along a first direction. The gate electrode includes a portion opposed to and insulated from the body region sandwiched between the source region and the drift region. In the peripheral region, the first contact plug is electrically coupled to the gate electrode buried in the first trench such that its longer side is along the first direction when seen in a plan view.Type: ApplicationFiled: July 5, 2018Publication date: February 7, 2019Inventors: Taro MORIYA, Hiroyoshi KUDOU, Hiroshi YANAGIGAWA
-
Patent number: 9960269Abstract: A semiconductor device according to one embodiment includes a semiconductor substrate having a main surface and a back surface opposite to the main surface, a drift region of a first conductivity type, a base region of a second conductivity type, a source region of the first conductivity type, and a gate electrode. The semiconductor substrate has a trench in the main surface. The gate electrode is formed in the trench. A distribution of an impurity concentration in the base region has a plurality of peak values along a direction of depth from the main surface toward the back surface, and the number of peak values is four or more.Type: GrantFiled: February 1, 2017Date of Patent: May 1, 2018Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Hiroshi Yanagigawa, Hiroyoshi Kudou
-
Publication number: 20170279446Abstract: The present invention is provided to easily manufacture an IPD as any of a high-side switch and a low-side switch. A level shifting circuit is coupled to an input terminal, a first terminal, and a grounding terminal. Drive power of the level shifting circuit is supplied from the first terminal. An output signal of the level shifting circuit is input to a driver circuit. The driver circuit is coupled to the first terminal and a second terminal. Drive power of the driver circuit is supplied from the first terminal. A transistor has a gate electrode coupled to the driver circuit, a source coupled to the second terminal, and a drain coupled to a third terminal.Type: ApplicationFiled: June 14, 2017Publication date: September 28, 2017Inventor: Hiroshi YANAGIGAWA
-
Publication number: 20170222039Abstract: A semiconductor device according to one embodiment includes a semiconductor substrate having a main surface and a back surface opposite to the main surface, a drift region of a first conductivity type, a base region of a second conductivity type, a source region of the first conductivity type, and a gate electrode. The semiconductor substrate has a trench in the main surface. The gate electrode is formed in the trench. A distribution of an impurity concentration in the base region has a plurality of peak values along a direction of depth from the main surface toward the back surface, and the number of peak values is four or more.Type: ApplicationFiled: February 1, 2017Publication date: August 3, 2017Inventors: Hiroshi YANAGIGAWA, Hiroyoshi KUDOU
-
Patent number: 9698773Abstract: The present invention is provided to easily manufacture an IPD as any of a high-side switch and a low-side switch. A level shifting circuit is coupled to an input terminal, a first terminal, and a grounding terminal. Drive power of the level shifting circuit is supplied from the first terminal. An output signal of the level shifting circuit is input to a driver circuit. The driver circuit is coupled to the first terminal and a second terminal. Drive power of the driver circuit is supplied from the first terminal. A transistor has a gate electrode coupled to the driver circuit, a source coupled to the second terminal, and a drain coupled to a third terminal.Type: GrantFiled: July 22, 2015Date of Patent: July 4, 2017Assignee: Renesas Electronics CorporationInventor: Hiroshi Yanagigawa