Patents by Inventor Hirotada Kuriyama
Hirotada Kuriyama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20010041438Abstract: A first impurity diffusion layer forms one of source/drain regions and also forms a bit line. A first semiconductor layer, a channel semiconductor layer and a second semiconductor layer, which forms the other of source/drain regions and also forms a storage node, are disposed on the first impurity diffusion layer. A capacitor insulating film is disposed on a second conductive layer. A cell plate is disposed on a storage node with the capacitor insulating film therebetween. A capacitance of the bit line is reduced, and a dynamic random access memory thus constructed performs a high-speed operation.Type: ApplicationFiled: July 20, 2001Publication date: November 15, 2001Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Shigenobu Maeda, Yasuo Inoue, Hirotada Kuriyama, Shigeto Maegawa, Kyozo Kanamoto, Toshiaki Iwamatsu
-
Patent number: 6303425Abstract: A first impurity diffusion layer forms one of source/drain regions and also forms a bit line. A first semiconductor layer, a channel semiconductor layer and a second semiconductor layer, which forms the other of source/drain regions and also forms a storage node, are disposed on the first impurity diffusion layer. A capacitor insulating film is disposed on a second conductive layer. A cell plate is disposed on a storage node with the capacitor insulating film therebetween. A capacitance of the bit line is reduced, and a dynamic random access memory thus constructed performs a high-speed operation.Type: GrantFiled: September 12, 2000Date of Patent: October 16, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shigenobu Maeda, Yasuo Inoue, Hirotada Kuriyama, Shigeto Maegawa, Kyozo Kanamoto, Toshiaki Iwamatsu
-
Patent number: 6255719Abstract: A boron nitride inclusion sheet is applied on the surface of a mold package enclosing a semiconductor chip so as to prevent soft error caused by a thermal neutron.Type: GrantFiled: December 1, 1998Date of Patent: July 3, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Hirotada Kuriyama, Kazuhito Tsutsumi, Yutaka Arita, Tatsuhiko Akiyama, Tadafumi Kishimoto
-
Patent number: 6242786Abstract: A field shield portion consisting of a kind of transistor is formed to electrically insulate an NMOS region of a memory cell from other regions. The field shield portion includes a field shield gate electrode layer, a p type region and a gate insulating film. Threshold value of this transistor is set higher than the power supply voltage, and field gate electrode layer thereof is in a floating state. It is unnecessary to provide a contact portion for applying a prescribed voltage at field shield gate electrode layer. Therefore, the region for forming the contact portion in field shield gate electrode layer can be reduced. As a result, a semiconductor device of which layout area is reduced, is provided.Type: GrantFiled: December 17, 1998Date of Patent: June 5, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yoshiki Wada, Hirotada Kuriyama, Kimio Ueda, Koichiro Mashiko, Hiroaki Suzuki
-
Patent number: 6150688Abstract: A first impurity diffusion layer forms one of source/drain regions and also forms a bit line. A first semiconductor layer, a channel semiconductor layer and a second semiconductor layer, which forms the other of source/drain regions and also forms a storage node, are disposed on the first impurity diffusion layer. A capacitor insulating film is disposed on a second conductive layer. A cell plate is disposed on a storage node with the capacitor insulating film therebetween. A capacitance of the bit line is reduced, and a dynamic random access memory thus constructed performs a high-speed operation.Type: GrantFiled: March 12, 1998Date of Patent: November 21, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shigenobu Maeda, Yasuo Inoue, Hirotada Kuriyama, Shigeto Maegawa, Kyozo Kanamoto, Toshiaki Iwamatsu
-
Patent number: 6127209Abstract: A field effect transistor occupying a small area and a semiconductor device using the same can be obtained. A gate electrode is provided on a substrate on which a source region is provided with a first interlayer insulating film interposed therebetween. The gate electrode is covered with a second interlayer insulating film. A contact hole for exposing a part of the surface of the source region is provided so as to penetrate through the first interlayer insulating film, the gate electrode, and the second interlayer insulating film. A sidewall surface of the contact hole is covered with a gate insulating film. A first semiconductor layer of a first conductivity type is provided on the surface of the source region in contact therewith up to the lower surface of the gate electrode. A channel semiconductor layer is provided on the surface of the first semiconductor layer up to the upper surface of the gate electrode.Type: GrantFiled: April 21, 1999Date of Patent: October 3, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shigenobu Maeda, Yasuo Yamaguchi, Hirotada Kuriyama, Shigeto Maegawa
-
Patent number: 6030548Abstract: A semiconductor memory device is provided that can have the memory cell size reduced and electrical imbalance eliminated. This semiconductor memory device has gate electrodes of a driver transistor and a load transistor formed of a first polysilicon layer, and a word line also serving as a gate electrode of an access transistor formed of a different layer of a second polysilicon layer. Therefore, the gate electrodes of the driver transistor and the load transistor can be overlapped with each other in a planar manner with the word line, resulting in reduction in the planar area of the memory cell. In a cell current path, a contact portion other than a bit line contact and a GND contact is not provided. Therefore, electrical imbalance in memory cells is prevented.Type: GrantFiled: November 25, 1997Date of Patent: February 29, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Hirotada Kuriyama
-
Patent number: 5994735Abstract: A field effect transistor occupying a small area and a semiconductor device using the same can be obtained. A gate electrode is provided on a substrate on which a source region is provided with a first interlayer insulating film interposed therebetween. The gate electrode is covered with a second interlayer insulating film. A contact hole for exposing a part of the surface of the source region is provided so as to penetrate through the first interlayer insulating film, the gate electrode, and the second interlayer insulating film. A sidewall surface of the contact hole is covered with a gate insulating film. A first semiconductor layer of a first conductivity type is provided on the surface of the source region in contact therewith up to the lower surface of the gate electrode. A channel semiconductor layer is provided on the surface of the first semiconductor layer up to the upper surface of the gate electrode.Type: GrantFiled: January 4, 1996Date of Patent: November 30, 1999Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shigenobu Maeda, Yasuo Yamaguchi, Hirotada Kuriyama, Shigeto Maegawa
-
Patent number: 5994719Abstract: The present invention provides an improved static random access memory which can be manufactured into values as designed by photolithography. Second direct contract for connecting active region and ground line for first and second memory cells is provided at a boundary between the first memory cell and second memory cell. Second direct contact is divided into a plurality of portions.Type: GrantFiled: July 16, 1998Date of Patent: November 30, 1999Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Hirotada Kuriyama, Masahiro Ishida, Yoshiyuki Ishigaki
-
Patent number: 5981990Abstract: In a memory cell of an SRAM, a load transistor has a pair of source/drain regions formed to define a channel region, and a gate electrode layer being opposite to the channel region with an insulating layer therebetween. A VVP layer is formed to sandwich the channel region with the gate electrode layer to be opposite to channel region with an insulating layer therebetween. This VVP layer is provided such that GND potential is applied when active and Vcc potential is applied during standby. Thus, a large ON current can be implemented while maintaining a small OFF current of a TFT, even when the power supply voltage is made lower due to reduction in voltage.Type: GrantFiled: February 26, 1996Date of Patent: November 9, 1999Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shigenobu Maeda, Shigeto Maegawa, Hirotada Kuriyama
-
Patent number: 5945715Abstract: LOCOS isolation is used for isolation between wells in a memory cell part, and an isolation width is reduced, so that a degree of integration of memory cells is improved in a semiconductor memory device. At the memory cell part in the semiconductor memory device, depths of a well region and source/drain regions are reduced, so that a width of an element isolating insulation film are reduced.Type: GrantFiled: September 4, 1997Date of Patent: August 31, 1999Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Hirotada Kuriyama
-
Patent number: 5886388Abstract: NMOS transistors as well as pMOS transistors are formed in an SOI layer. One of the impurity diffusion regions of the transistors are respectively connected. A longitudinal end of polysilicon layer extends in one direction to be connected to one of the impurity diffusion regions of transistor. A longitudinal end of a polysilicon layer extends in a direction which is opposite from the above mentioned one direction to be connected to one of the impurity diffusion regions of transistor. As a result, the area for a memory cell region in a static semiconductor memory device can be reduced, and the interconnection structure can be simplified.Type: GrantFiled: January 21, 1998Date of Patent: March 23, 1999Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Tomohisa Wada, Hirotada Kuriyama
-
Patent number: 5859444Abstract: A semiconductor device is an SRAM cell having a pair of access transistors, a pair of driver transistors and a pair of load transistors. A gate electrode of the load transistor is electrically connected to a region of a semiconductor substrate which is surrounded by a gate electrode of the driver transistor, a channel region of the load transistor is formed opposite to the gate electrode of the load transistor with an insulating film therebetween, and a pair of source/drain regions of the load transistor are formed to sandwich the channel region.Type: GrantFiled: February 5, 1997Date of Patent: January 12, 1999Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Teruhiko Okada, Hirotada Kuriyama, Yoshio Kohno
-
Patent number: 5841153Abstract: The present invention provides an improved static random access memory which can be manufactured into values as designed by photolithography. Second direct contract for connecting active region and ground line for first and second memory cells is provided at a boundary between the first memory cell and second memory cell. Second direct contact is divided into a plurality of portions.Type: GrantFiled: March 5, 1997Date of Patent: November 24, 1998Assignee: Mitsubishi DenkiKabushiki KaishaInventors: Hirotada Kuriyama, Masahiro Ishida, Yoshiyuki Ishigaki
-
Patent number: 5838609Abstract: A memory cell of an SRAM includes an access transistor, and an MIS switching diode. The access transistor has a drain electrode connected to a bit line of a corresponding column, a source electrode connected to a storage node, and a gate electrode connected to a word line of a corresponding row. The threshold voltage of the access transistor is small than the threshold voltage of a bit line load transistor. The MIS switching diode is connected between the storage node and a second power supply potential node. The switching initiate voltage of the MIS switching diode is greater than the difference between the first potential and the threshold voltage of the bit line load transistor, and smaller than the difference between the first potential and the threshold voltage of the access transistor. Thus, data can be read/written and held accurately.Type: GrantFiled: September 8, 1997Date of Patent: November 17, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Hirotada Kuriyama
-
Patent number: 5818080Abstract: A semiconductor memory device is provided that can have the memory cell size reduced and electrical imbalance eliminated. This semiconductor memory device has gate electrodes of a driver transistor and a load transistor formed of a first polysilicon layer, and a word line also serving as a gate electrode of an access transistor formed of a different layer of a second polysilicon layer. Therefore, the gate electrodes of the driver transistor and the load transistor can be overlapped with each other in a planar manner with the word line, resulting in reduction in the planar area of the memory cell. In a cell current path, a contact portion other than a bit line contact and a GND contact is not provided. Therefore, electrical imbalance in memory cells is prevented.Type: GrantFiled: February 14, 1996Date of Patent: October 6, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Hirotada Kuriyama
-
Patent number: 5780888Abstract: A first impurity diffusion layer forms one of source/drain regions and also forms a bit line. A first semiconductor layer, a channel semiconductor layer and a second semiconductor layer, which forms the other of source/drain regions and also forms a storage node, are disposed on the first impurity diffusion layer. A capacitor insulating film is disposed on a second conductive layer. A cell plate is disposed on a storage node with the capacitor insulating film therebetween. A capacitance of the bit line is reduced, and a dynamic random access memory thus constructed performs a high-speed operation.Type: GrantFiled: December 2, 1996Date of Patent: July 14, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Shigenobu Maeda, Yasuo Inoue, Hirotada Kuriyama, Shigeto Maegawa, Kyozo Kanamoto, Toshiaki Iwamatsu
-
Patent number: 5774393Abstract: A memory cell includes a read/write word line R/WL1 driving access transistor Q1 in read and write operations and a write word line WL1 driving access transistor Q2 in the write operation. In the write operation, both access transistors Q1 and Q2 are driven, and storage information is written in the memory cell by a bit line and a /bit line having potentials complementary to each other. On the other hand, in the read operation, only access transistor Q1 is rendered conductive, and storage information is read out through the bit line. Since access transistor Q2 is rendered non-conductive, a P type TFT transistor and an N type transistor operate as a CMOS type inverter having a large voltage gain. Therefore, a sufficient operating margin is secured even in the read operation.Type: GrantFiled: February 26, 1997Date of Patent: June 30, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Hirotada Kuriyama
-
Patent number: 5717240Abstract: In one memory cell forming region of an SRAM, a field oxide film having edges straight and parallel to each other is formed. Active regions are formed sandwiching field oxide film. One word line is formed extending over field oxide film and active regions. On word line 6, gate electrodes of a driver transistor and GND lines are formed at prescribed positions. Gate electrodes of the driver transistor also serve as a gate electrode of a TFT. On gate electrodes of the driver transistor and on GND lines, polycrystalline silicon layers in which channel region and source/drain regions of the TFT are formed, are formed respectively. Consequently, a high performance SRAM which can reduce cell area and which has high reliability can be obtained.Type: GrantFiled: June 28, 1996Date of Patent: February 10, 1998Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Hirotada Kuriyama, Masahiro Ishida
-
Patent number: RE36531Abstract: A memory cell array in a static random access memory (SRAM) includes an improved circuit. Memory cells in one row are connected to a ground line. The memory cells in another row are connected to the ground line. Word lines each are connected alternately to the memory cells of two rows column by column. In a read operation, when one of the word lines is activated, a current flows from the memory cell to the two ground lines. Since a total of currents flowing through one ground line is reduced, the rise of potentials of the ground lines is prevented, so that destruction of data can be prevented.Type: GrantFiled: December 31, 1996Date of Patent: January 25, 2000Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Hirotada Kuriyama, Yoshio Kohno