Patents by Inventor Hiroyuki Higuchi
Hiroyuki Higuchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150203646Abstract: The method for producing the porous sheet of the present invention includes the steps of (I) preparing a plurality of sheet materials that contain polytetrafluoroethylene and carbon particles and (II) stacking the plurality of sheet materials over one another and rolling the stacked sheet materials. In the method for producing the porous sheet of the present invention, step (I) and step (II) may be repeated alternately. Further, as the sheet materials to be used in the production method of the present invention, a base sheet obtained by forming a mixture containing polytetrafluoroethylene and carbon particles into sheet form also can be used, or a laminated sheet obtained by stacking a plurality of base sheets over one another and rolling them also can be used, for example.Type: ApplicationFiled: March 25, 2015Publication date: July 23, 2015Inventors: Takashi WANO, Hiroyuki HIGUCHI, Masayoshi KAWABE, Ryoichi MATSUSHIMA, Yoshinori YAMAMOTO, Koichiro YAMASHITA
-
Publication number: 20150162614Abstract: A positive electrode mix including a solid electrolyte and a sulfur-based active material, wherein the solid electrolyte comprises a Li element or a Na element; a S element; and a halogen element selected from the group consisting of I, Br, Cl and F.Type: ApplicationFiled: June 25, 2013Publication date: June 11, 2015Applicant: IDEMITSU KOSAN CO., LTD.Inventors: Hiromichi Koshika, Hiroyuki Higuchi, Takayoshi Kambara
-
Patent number: 9017817Abstract: The method for producing the porous sheet of the present invention includes the steps of (I) preparing a plurality of sheet materials that contain polytetrafluoroethylene and carbon particles and (II) stacking the plurality of sheet materials over one another and rolling the stacked sheet materials. In the method for producing the porous sheet of the present invention, step (I) and step (II) may be repeated alternately. Further, as the sheet materials to be used in the production method of the present invention, a base sheet obtained by forming a mixture containing polytetrafluoroethylene and carbon particles into sheet form also can be used, or a laminated sheet obtained by stacking a plurality of base sheets over one another and rolling them also can be used, for example.Type: GrantFiled: April 28, 2009Date of Patent: April 28, 2015Assignee: Nitto Denko CorporationInventors: Takashi Wano, Hiroyuki Higuchi, Masayoshi Kawabe, Ryoichi Matsushima, Yoshinori Yamamoto, Koichiro Yamashita
-
Publication number: 20140321222Abstract: A semiconductor memory includes a memory cell array that includes data cells of x bits and redundant cells of y bits for each word; a position-data storage unit that stores, for each word, defective-cell position data of defective cells of the data cells and the redundant cells; and a read circuit that reads data from cells of x bits based on the defective-cell position data stored in the position-data storage unit for a specified word of which address is specified as read address, the cells of x bits being formed by the data cells of x bits and the redundant cells of y bits of the specified word other than the defective cells.Type: ApplicationFiled: July 15, 2014Publication date: October 30, 2014Applicant: FUJITSU LIMITEDInventors: Yoshinori TOMITA, Hidetoshi MATSUOKA, Hiroyuki HIGUCHI
-
Publication number: 20140315103Abstract: A solid electrolyte including as constituent components, lithium, phosphorous and sulfur; wherein, in the 31P-NMR, the solid electrolyte has a peak (first peak) in a region of 81.0 ppm or more and 88.0 ppm or less, the solid electrolyte does not have a peak in regions other than the region of 81.0 ppm or more and 88.0 ppm or less, or even if it has a peak in other regions than the region of 81.0 ppm or more and 88.0 ppm or less, the peak intensity thereof relative to the first peak is 0.5 or less, and the solid electrolyte has an ionic conductivity of 5×10?4 S/cm or more.Type: ApplicationFiled: November 29, 2012Publication date: October 23, 2014Applicant: IDEMITSU KOSAN CO., LTD.Inventor: Hiroyuki Higuchi
-
Publication number: 20140302382Abstract: A solid electrolyte including an alkali metal element, phosphorous, sulfur and halogen as constituent components.Type: ApplicationFiled: November 2, 2012Publication date: October 9, 2014Applicant: IDEMITSU KOSAN CO., LTD.Inventors: Takayoshi Kambara, Tadanori Junke, Ryo Aburatani, Hiroyuki Higuchi, Masaru Nakagawa, Tsuyoshi Ota, Yoshikatsu Seino
-
Patent number: 8713489Abstract: A parameter correction method includes: obtaining, from a variability-aware simulation, a simulation result value of a predetermined product performance for a reference candidate value set concerning statistics of predetermined product characteristics; calculating a likelihood by substituting the reference candidate value set, the obtained simulation result value, statistics of measurement values of the predetermined product characteristics and a measurement value of the predetermined product performance into a likelihood function that is defined from a probability density function for the statistics of the predetermined product characteristics and a probability density function for the predetermined product performance, and is a function to calculate a combined likelihood of the statistics of the predetermined product characteristics and the predetermined product performance; and searching for a reference candidate value set in case where the calculated likelihood becomes maximum, by carrying out the obtainiType: GrantFiled: March 21, 2011Date of Patent: April 29, 2014Assignee: Fujitsu LimitedInventors: Hiroyuki Higuchi, Hidetoshi Matsuoka
-
Patent number: 8648160Abstract: The present invention provides an optical semiconductor sealing material comprising a radically polymerized polymer of a methacrylate ester having an alicyclic hydrocarbon group containing 7 or more carbon atoms, e.g. an adamantyl group, a norbornyl group, or a dicyclopentanyl group; and an optical semiconductor sealing material comprising a radically polymerized polymer of 50 to 97 mass % of the methacrylate ester and 3 to 50 mass % of acrylate ester having a hydroxyl group. The optical semiconductor sealing material of the present invention is highly transparent and stable to UV light and thus does not undergo yellowing. In addition, the material exhibits excellent compatibility between heat resistance and refractive index, does not undergo deformation or cracking during heating processes such as reflow soldering, and shows high processability.Type: GrantFiled: August 16, 2012Date of Patent: February 11, 2014Assignee: Idemitsu Kosan Co., Ltd.Inventors: Tomoaki Takebe, Tsuyoshi Ota, Yutaka Obata, Hiroyuki Higuchi
-
Patent number: 8643455Abstract: As an embodiment, a pair of first conductive films 12, 13 are formed from the side face to the bottom face of the sheet part 11a of a magnetic core 11, and one end 14b of the conductive wire of the coil 14 and the other end 14c of the conductive wire are joined to the side faces 12a, 13a of the first conductive films 12, 13, respectively. Also, as an embodiment, the joined parts 14b1, 14c1 are sandwiched by the side faces 12a, 13a of the first conductive films 12, 13 and the part 15a of the magnetic sheath 15 covering the side face of the sheet part 11a of the magnetic core 11, wherein the parts of the magnetic sheath 15 covering the joined parts 14b1, 14c1 are sandwiched by the side faces 12a, 13a of the first conductive films 12, 13 and the side faces 16a, 17a of second conductive films 16, 17 as well as the side faces 18a, 19a of third conductive films 18, 19.Type: GrantFiled: November 14, 2011Date of Patent: February 4, 2014Assignee: Taiyo Yuden Co., Ltd.Inventors: Hideki Ogawa, Toshiyuki Yagasaki, Hiroya Shigemoto, Tsuyoshi Matsumoto, Hiroyuki Higuchi, Kiyoshi Tanaka
-
Publication number: 20130302684Abstract: A lithium-ion battery cathode material includes a composite of sulfur and porous carbon, and glass particles and/or glass ceramic particles that satisfy a composition represented by the following formula (1), LiaMbPcSd??(1) wherein M is B, Zn, Si, Cu, Ga, or Ge, and a to d are the compositional ratio of each element, and satisfy a:b:c:d=1 to 12:0 to 0.2:1:2 to 9.Type: ApplicationFiled: December 21, 2011Publication date: November 14, 2013Applicant: IDEMITSU KOSAN CO., LTD.Inventors: Hiromichi Koshika, Hiroyuki Higuchi, Atsushi Sato
-
Patent number: 8518441Abstract: The present invention provides solid dispersions or solid dispersion pharmaceutical preparations containing a water-soluble polymeric substance(s) and a phenylalanine compound of the formula (1) or pharmaceutically acceptable salts thereof, wherein A represents the formula (2) and the like, B represent an alkoxy group and the like, E represents a hydrogen atom and the like, D represents a substituted phenyl group and the like, T, U and V represent a carbonyl group and the like, Arm represents a benzene ring and the like, R1 represents an alkyl group and the like, R2, R3, and R4 may be the same or different from one another and each represent a hydrogen atom, a substituted amino group and the like, and J and J? represent a hydrogen atom and the like; production methods thereof; and solubilized pharmaceutical preparations containing a solubilizer(s) and the compound (I) or pharmaceutically acceptable salts thereof.Type: GrantFiled: May 15, 2006Date of Patent: August 27, 2013Assignee: Ajinomoto Co., Inc.Inventors: Hiroyuki Higuchi, Hirokazu Hagio, Kenichi Ogawa, Akira Yabuki
-
Patent number: 8418089Abstract: A computer readable non-transitory medium storing a design aiding program causes a computer to execute a process of determining worst-case corner candidates for each of a plurality of condition sets. The design aiding program causes the computer to execute a process of mapping the worst-case corner candidates that are within an allowable range. The design aiding program causes a computer to execute a process of determining the worst-case corner candidates that minimize the number of the worst-case corner candidates mapped to the condition sets by handling the worst-case corner candidates thus mapped as a single worst-case corner candidate to be worst-case corners.Type: GrantFiled: August 16, 2011Date of Patent: April 9, 2013Assignee: Fujitsu LimitedInventors: Hiroyuki Higuchi, Hidetoshi Matsuoka
-
Publication number: 20130046728Abstract: A disclosed method includes: converting, for each sample point, a set of performance item values for a sample point into coordinate values of a mesh element containing the set among plural mesh elements obtained by dividing a space mapped by the performance items; generating a binary decision graph representing a group of the coordinate values of the sample points; calculating the number of sample points including second sample points that dominates a first sample point and the first sample point, by counting the number of paths in the binary decision graph from a root node to a leaf node representing “1” through at least one of certain nodes corresponding to coordinate values that are equal to or less than coordinate values of the first sample point; and calculating a yield of the first sample point by dividing the calculated number by the number of the plural sample points.Type: ApplicationFiled: August 2, 2012Publication date: February 21, 2013Applicant: FUJITSU LIMITEDInventors: Hiroyuki HIGUCHI, Yu Liu, Yuzi Kanazawa
-
Publication number: 20120305982Abstract: The present invention provides an optical semiconductor sealing material comprising a radically polymerized polymer of a methacrylate ester having an alicyclic hydrocarbon group containing 7 or more carbon atoms, e.g. an adamantyl group, a norbornyl group, or a dicyclopentanyl group; and an optical semiconductor sealing material comprising a radically polymerized polymer of 50 to 97 mass % of the methacrylate ester and 3 to 50 mass % of acrylate ester having a hydroxyl group. The optical semiconductor sealing material of the present invention is highly transparent and stable to UV light and thus does not undergo yellowing. In addition, the material exhibits excellent compatibility between heat resistance and refractive index, does not undergo deformation or cracking during heating processes such as reflow soldering, and shows high processability.Type: ApplicationFiled: August 16, 2012Publication date: December 6, 2012Applicant: IDEMITSU KOSAN CO., LTD.Inventors: Tomoaki TAKEBE, Tsuyoshi Ota, Yutaka Obata, Hiroyuki Higuchi
-
Publication number: 20120239328Abstract: A waveform analyzer includes a converter which converts a logical function, where a pair of data including a time and a value at the time is variable, created according to data sets of a time and a value of a signal waveform at the time into a second function expressed by a binary decision diagram, an acquisition unit which obtains for each of characteristic points of a reference waveform a condition representative of constraints on a relationship between time information specified by the points and a value corresponding to the time information in the signal waveform according to a value of the reference waveform at the points and a specified tolerance given to a value of the reference waveform, and a searching unit which applies the condition for each of the points to the second function to obtain a time range which meets the entirety of the conditions.Type: ApplicationFiled: January 26, 2012Publication date: September 20, 2012Applicant: FUJITSU LIMITEDInventors: Yutaka TAMIYA, Hiroaki Iwashita, Hiroyuki Higuchi
-
Publication number: 20120188040Abstract: As an embodiment, a pair of first conductive films 12, 13 are formed from the side face to the bottom face of the sheet part 11a of a magnetic core 11, and one end 14b of the conductive wire of the coil 14 and the other end 14c of the conductive wire are joined to the side faces 12a, 13a of the first conductive films 12, 13, respectively. Also, as an embodiment, the joined parts 14b1, 14c1 are sandwiched by the side faces 12a, 13a of the first conductive films 12, 13 and the part 15a of the magnetic sheath 15 covering the side face of the sheet part 11a of the magnetic core 11, wherein the parts of the magnetic sheath 15 covering the joined parts 14b1, 14c1 are sandwiched by the side faces 12a, 13a of the first conductive films 12, 13 and the side faces 16a, 17a of second conductive films 16, 17 as well as the side faces 18a, 19a of third conductive films 18, 19.Type: ApplicationFiled: November 14, 2011Publication date: July 26, 2012Applicant: TAIYO YUDEN CO., LTD.Inventors: Hideki Ogawa, Toshiyuki Yagasaki, Hiroya Shigemoto, Tsuyoshi Matsumoto, Hiroyuki Higuchi, Kiyoshi Tanaka
-
Publication number: 20120155196Abstract: A semiconductor memory includes a memory cell array that includes data cells of x bits and redundant cells of y bits for each word; a position-data storage unit that stores, for each word, defective-cell position data of defective cells of the data cells and the redundant cells; and a read circuit that reads data from cells of x bits based on the defective-cell position data stored in the position-data storage unit for a specified word of which address is specified as read address, the cells of x bits being formed by the data cells of x bits and the redundant cells of y bits of the specified word other than the defective cells.Type: ApplicationFiled: September 1, 2011Publication date: June 21, 2012Applicant: Fujitsu LimitedInventors: Yoshinori Tomita, Hidetoshi Matsuoka, Hiroyuki Higuchi
-
Publication number: 20120117526Abstract: A computer readable non-transitory medium storing a design aiding program causes a computer to execute a process of determining worst-case corner candidates for each of a plurality of condition sets. The design aiding program causes the computer to execute a process of mapping the worst-case corner candidates that are within an allowable range. The design aiding program causes a computer to execute a process of determining the worst-case corner candidates that minimize the number of the worst-case corner candidates mapped to the condition sets by handling the worst-case corner candidates thus mapped as a single worst-case corner candidate to be worst-case corners.Type: ApplicationFiled: August 16, 2011Publication date: May 10, 2012Applicant: FUJITSU LIMITEDInventors: Hiroyuki Higuchi, Hidetoshi Matsuoka
-
Publication number: 20110295403Abstract: A parameter correction method includes: obtaining, from a variability-aware simulation, a simulation result value of a predetermined product performance for a reference candidate value set concerning statistics of predetermined product characteristics; calculating a likelihood by substituting the reference candidate value set, the obtained simulation result value, statistics of measurement values of the predetermined product characteristics and a measurement value of the predetermined product performance into a likelihood function that is defined from a probability density function for the statistics of the predetermined product characteristics and a probability density function for the predetermined product performance, and is a function to calculate a combined likelihood of the statistics of the predetermined product characteristics and the predetermined product performance; and searching for a reference candidate value set in case where the calculated likelihood becomes maximum, by carrying out the obtainiType: ApplicationFiled: March 21, 2011Publication date: December 1, 2011Applicant: Fujitsu LimitedInventors: Hiroyuki HIGUCHI, Hidetoshi Matsuoka
-
Patent number: 8069026Abstract: Clock gating analysis of a target circuit having a plurality of clock gates, involves the calculation of a clock gate function for each of the clock gates. The clock gate functions indicate an activation state of the clock gates and a combination of output values from sequential circuit elements in the target circuit are substituted into each of the clock gate functions to obtained clock gate function values. Combinations of the clock gate function values form individual clock gating states. Each clock gating state indicates an activation state of each of the local clocks, collectively. A table indicating correlations between the combinations of output values and the clock gating states is generated and from the conversion table, a group that includes all of the clock gating states possible is output.Type: GrantFiled: December 17, 2007Date of Patent: November 29, 2011Assignee: Fujitsu LimitedInventor: Hiroyuki Higuchi