Patents by Inventor Hitoshi Kuyama
Hitoshi Kuyama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20020078294Abstract: In a memory responsive to a plurality of commands set in synchronism with an external clock, a read operation for reading information from a memory cell is performed in accordance with a read command, and a write operation for writing information in the memory cell is performed in accordance with a write command. When a first latency between setting of the read command and establishment of read data and a second latency between setting of the write command and preparation of effective write data are set to the same clock cycle value, an access start timing in the read operation is later than that in the write operation.Type: ApplicationFiled: August 26, 1999Publication date: June 20, 2002Inventors: KENJI TSUCHIDA, HARUKI TODA, HITOSHI KUYAMA
-
Publication number: 20020029324Abstract: A data receiver is incorporated in a controller which receives data from memory modules. The data transfer is provided with an S receiver and a D receiver. The S receiver is driven on the basis of first multiphase clocks and receives strobe signals. The D receiver is driven on the basis of outputs from the S receiver which receives states of the strobe signals at the respective times and second multiphase clocks which lag the first multiphase clocks by a predetermined length of time. The D receiver receives data and transfers the same.Type: ApplicationFiled: October 25, 2001Publication date: March 7, 2002Applicant: Kabushiki Kaisha ToshibaInventors: Haruki Toda, Hitoshi Kuyama
-
Publication number: 20020021617Abstract: A semiconductor device includes a memory cell array, a control section and latency setting circuit. The control section configured to receive a clock signal and a first control signal, and configured to output a plurality of the data in synchronism with the clock signal after the first control signal is asserted, output of the data beginning a number of clock cycles (latency N) of the clock signal (latency N being a positive integer ≧2) after the first control signal is asserted, a different one of the data being output at each of the clock cycles after the output begins until the plurality of data is output. The latency setting circuit sets the latency N. The latency setting circuit includes at least one switch which permanently fixes a latency.Type: ApplicationFiled: October 24, 2001Publication date: February 21, 2002Inventors: Haruki Toda, Hitoshi Kuyama
-
Patent number: 6330650Abstract: A data receiver is incorporated in a controller which receives data from memory modules. The data transfer is provided with an S receiver and a D receiver. The S receiver is driven on the basis of first multiphase clocks and receives strobe signals. The D receiver is driven on the basis of outputs from the S receiver, which receives states of the strobe signals at the respective times, and the second multiphase clocks which lag the first multiphase clocks by a predetermined length of time. The D receiver receives data and transfers the same. The S receiver is controlled for burst data transfer such that the S receiver is set in an active state immediately before a strobe signal corresponding to a start item of burst data rises, and is set in an inactive state after a last item of the burst data is received. A multiphase clock generator is provided. The multiphase clock generator generates the first and second multiphase clocks which have predetermined phase differences and are equal in period.Type: GrantFiled: April 23, 1998Date of Patent: December 11, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Haruki Toda, Hitoshi Kuyama
-
Patent number: 6310821Abstract: A clock-synchronous semiconductor memory device includes many memory cells arranged in matrix, a count section for counting the actual number of cycles of a continuous, externally-supplied basic clock signal, a control section for inputting a row enable control signal (/RE) and the column enable control signal (/CE) provided from an external device, other than the basic clock signal, for which the control signals are at a specified level, synchronized with the basic control signal, and for setting the initial address for data access of the memory cells, and a data I/O section for executing a data access operation for the address set by the control section. In the device, the output of data from the memory cells through the data I/O means is started after the setting of the initial address by the control sections and after a specified number of basic clock signals has been counted by the count section.Type: GrantFiled: November 8, 1999Date of Patent: October 30, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Haruki Toda, Hitoshi Kuyama
-
Publication number: 20010028579Abstract: A high-speed clock-synchronous memory device is provided with a sense amplifier S/A shared by and between cell arrays, and a cell array controller unit CNTRLi, wherein input and output of data/command synchronous with the clock, access command supplies all address data bits (row and column) simultaneously. By acknowledging a change in bits observed between tow successive commands, regarding some of the address bits configuring an access address, the device judges whether the current access is made within the same cell array as the preceding access, between the neighboring cell arrays, or between remote cell arrays. According to the judgment, suitable command cycle is applied. At this time, the command cycle satisfies the relationship: S≧N≧F.Type: ApplicationFiled: June 5, 2001Publication date: October 11, 2001Inventors: Haruki Toda, Kenji Tsuchida, Hitoshi Kuyama
-
Patent number: 6295231Abstract: A high-speed clock-synchronous memory device is provided with a sense amplifier S/A shared by and between cell arrays, and a cell array controller unit CNTRLi, wherein input and output of data/command synchronous with the clock, access command supplies all address data bits (row and column) simultaneously. By acknowledging a change in bits observed between two successive commands, regarding some of address bits configuring access address, the device judges whether the current access is made within the same cell array as the preceding access, between the neighboring cell arrays, or between remote cell arrays. According to the judgement, suitable command cycle is applied. At this time, the command cycle satisfies relationship: S≧N≧F.Type: GrantFiled: July 15, 1999Date of Patent: September 25, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Haruki Toda, Kenji Tsuchida, Hitoshi Kuyama
-
Patent number: 6185150Abstract: A delay circuit produces an activation signal by delaying a clock signal by 270 degrees. A receiver circuit is responsive to the activation signal to capture a command latch enable signal indicating a command cycle and produce an internal signal corresponding to the command cycle. An AND circuit produces a command latch signal synchronized with the clock signal during an interval in which the internal signal is produced. Command receivers take command-forming signals only when the command latch signal is applied thereto. That is, these command receivers are activated only when the command latch signal is received but not at all times. This prevents power dissipation from increasing and allows a plurality of signals to be monitored reliably.Type: GrantFiled: November 23, 1999Date of Patent: February 6, 2001Assignee: Kabushiki Kaisha ToshibaInventors: Haruki Toda, Kenji Tsuchida, Hitoshi Kuyama
-
Patent number: 5986968Abstract: A clock-synchronous semiconductor memory device includes many memory cells arranged in matrix, a count section for counting the actual number of cycles of a continuous, externally-supplied basic clock signal, a control section for inputting a row enable control signal (/RE) and the column enable control signal (/CE) provided from an external device, other than the basic clock signal, for which the control signals are at a specified level, synchronized with the basic control signal, and for setting the initial address for data access of the memory cells, and a data I/O section for executing a data access operation for the address set by the control section. In the device, the output of data from the memory cells through the data I/O section is started after the setting of the initial address by the control sections and after a specified number of basic clock signals has been counted by the count section.Type: GrantFiled: July 10, 1998Date of Patent: November 16, 1999Assignee: Kabushiki Kaisha ToshibaInventors: Haruki Toda, Hitoshi Kuyama
-
Patent number: 5818793Abstract: A clock-synchronous semiconductor memory device includes many memory cells arranged in matrix, a count section for counting the actual number of cycles of a continuous, externally-supplied basic clock signal, a control section for inputting a row enable control signal (/RE) and the column enable control signal (/CE) provided from an external device, other than the basic clock signal, for which the control signals are at a specified level, synchronized with the basic control signal, and for setting the initial address for data access of the memory cells, and a data I/O section for executing a data access operation for the address set by the control section. In the device, the output of data from the memory cells through the data I/O means is started after the setting of the initial address by the control sections and after a specified number of basic clock signals has been counted by the count section.Type: GrantFiled: June 1, 1995Date of Patent: October 6, 1998Assignee: Kabushiki Kaisha ToshibaInventors: Haruki Toda, Hitoshi Kuyama
-
Patent number: 5798979Abstract: A clock-synchronous semiconductor memory device includes many memory cells arranged in matrix, a count section for counting the actual number of cycles of a continuous, externally-supplied basic clock signal, a control section for inputting a row enable control signal (/RE) and the column enable control signal (/CE) provided from an external device, other than the basic clock signal, for which the control signals are at a specified level, synchronized with the basic control signal, and for setting the initial address for data access of the memory cells, and a data I/O section for executing a data access operation for the address set by the control section. In the device, the output of data from the memory cells through the data I/O means is started after the setting of the initial address by the control sections and after a specified number of basic clock signals has been counted by the count section.Type: GrantFiled: June 6, 1995Date of Patent: August 25, 1998Assignee: Kabushiki Kaisha ToshibaInventors: Haruki Toda, Hitoshi Kuyama
-
Patent number: 5654912Abstract: A semiconductor memory device comprises a memory array in which word lines are driven by a single decoder or a plurality of memory arrays driven by a plurality of decoders operating with the same row address, in the memory array or memory arrays memory cell units in which a plurality of memory cells are connected in series being arranged in the form of an array, a plurality of sense amplifier arrays constituted by arranging a plurality of sense amplifiers each provided for a pair of bit lines or a plurality of pairs of bit lines to read out data from the memory cells of the memory cell arrays, the sense amplifier arrays being divided into a plurality of blocks, and the blocks corresponding to one memory cell array, a register array having a plurality of registers for storing data read out by the plurality of sense amplifiers, the register array being divided into a plurality of blocks, and the blocks corresponding to the sense amplifier block and one memory cell array, and a control circuit for independentlyType: GrantFiled: December 7, 1995Date of Patent: August 5, 1997Assignee: Kabushiki Kaisha ToshibaInventors: Takehiro Hasegawa, Yukihito Oowaki, Hitoshi Kuyama
-
Patent number: 5323358Abstract: A method for accessing a clock-synchronous semiconductor memory device including memory cells arranged in matrix. The cells are divided into at least two blocks, access to the cells in these blocks is designated from address data provided from an external device, and access to the memory cell is executed synchronously with an externally-supplied clock signal, which comprises setting the other blocks in an access preparation state or in an access operation standby state while one block is in an access operating state, setting a certain block in the access operating state via the access preparation state when the certain block is designated for the access operation by the address data and if the certain block is in the access operating state, and setting a certain block in the access operating state immediately when the certain block is designated for the access operation by the address data and if the certain block is in the access preparation state or in the access operation standby state.Type: GrantFiled: March 1, 1993Date of Patent: June 21, 1994Assignee: Kabushiki Kaisha ToshibaInventors: Haruki Toda, Yuji Watanabe, Hitoshi Kuyama, Shozo Saito