Patents by Inventor Homare Sato
Homare Sato has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11430503Abstract: Disclosed herein is an apparatus that includes a first semiconductor chip having a latency counter supplied with a first command and configured to generate a second command when a predetermined period is elapsed after the first command is activated; and a second semiconductor chip having an active control circuit configured to activate a state signal in response to the first command when the state signal is in an inactive state, deactivate the state signal in response to the first command when the state signal is in an active state, and activate the state signal in response to the second command generated based on the first command that is activated when the state signal is in the active state.Type: GrantFiled: April 20, 2021Date of Patent: August 30, 2022Assignee: MICRON TECHNOLOGY, INC.Inventor: Homare Sato
-
Publication number: 20210241816Abstract: Disclosed herein is an apparatus that includes a first semiconductor chip having a latency counter supplied with a first command and configured to generate a second command when a predetermined period is elapsed after the first command is activated; and a second semiconductor chip having an active control circuit configured to activate a state signal in response to the first command when the state signal is in an inactive state, deactivate the state signal in response to the first command when the state signal is in an active state, and activate the state signal in response to the second command generated based on the first command that is activated when the state signal is in the active state.Type: ApplicationFiled: April 20, 2021Publication date: August 5, 2021Applicant: MICRON TECHNOLOGY, INC.Inventor: Homare Sato
-
Patent number: 10991415Abstract: Disclosed herein is an apparatus that includes a first semiconductor chip having a latency counter supplied with a first command and configured to generate a second command when a predetermined period is elapsed after the first command is activated; and a second semiconductor chip having an active control circuit configured to activate a state signal in response to the first command when the state signal is in an inactive state, deactivate the state signal in response to the first command when the state signal is in an active state, and activate the state signal in response to the second command generated based on the first command that is activated when the state signal is in the active state.Type: GrantFiled: September 19, 2019Date of Patent: April 27, 2021Assignee: Micron Tehcnology, Inc.Inventor: Homare Sato
-
Publication number: 20210090634Abstract: Disclosed herein is an apparatus that includes a first semiconductor chip having a latency counter supplied with a first command and configured to generate a second command when a predetermined period is elapsed after the first command is activated; and a second semiconductor chip having an active control circuit configured to activate a state signal in response to the first command when the state signal is in an inactive state, deactivate the state signal in response to the first command when the state signal is in an active state, and activate the state signal in response to the second command generated based on the first command that is activated when the state signal is in the active state.Type: ApplicationFiled: September 19, 2019Publication date: March 25, 2021Applicant: MICRON TECHNOLOGY, INC.Inventor: Homare Sato
-
Patent number: 10943625Abstract: Apparatuses and methods for transmitting data between a plurality of chips are described.Type: GrantFiled: December 19, 2019Date of Patent: March 9, 2021Assignee: Micron Technology, Inc.Inventors: Chikara Kondo, Tomoyuki Shibata, Chiaki Dono, Seiji Narui, Minehiko Uehara, Taihei Shido, Homare Sato
-
Patent number: 10636461Abstract: Apparatuses and methods for providing multiphase clock signals are described. An example apparatus includes first, second, third and fourth clocked inverters, first and second clock terminals, and first and second latch circuits. An input node and an output node of the first clocked inverter is coupled respectively to an output node of the fourth clocked inverter and an input node of the second clocked inverter. An input node and an output node of the third clocked inverter is coupled to an output node of the second clocked inverter and an input node of the fourth clocked inverter. The first and second clock terminals are supplied respectively with first and second clock signals. The first latch is coupled between the output nodes of the first and third clocked inverters, and the second latch circuit is coupled between the output nodes of the second and fourth clocked inverters.Type: GrantFiled: March 19, 2019Date of Patent: April 28, 2020Assignee: Micron Technology, Inc.Inventors: Homare Sato, Chiaki Dono, Chikara Kondo
-
Publication number: 20200126603Abstract: Apparatuses and methods for transmitting data between a plurality of chips are described.Type: ApplicationFiled: December 19, 2019Publication date: April 23, 2020Applicant: Micron Technology, Inc.Inventors: Chikara Kondo, Tomoyuki Shibata, Chiaki Dono, Seiji Narui, Minehiko Uehara, Taihei Shido, Homare Sato
-
Patent number: 10553263Abstract: Apparatuses and methods for transmitting data between a plurality of chips are described.Type: GrantFiled: December 19, 2018Date of Patent: February 4, 2020Assignee: Micron Technology, Inc.Inventors: Chikara Kondo, Tomoyuki Shibata, Chiaki Dono, Seiji Narui, Minehiko Uehara, Taihei Shido, Homare Sato
-
Patent number: 10489312Abstract: An example apparatus includes a first semiconductor chip and a second semiconductor chip; and a first via and a plurality of second vias coupling the first semiconductor chip and the second semiconductor chip. The first semiconductor chip provides a first timing signal to the first via and further provides first data responsive to the first timing signal to the plurality of second vias. The second semiconductor chip receives the first timing signal from the first via and the first data from the plurality of second vias and further provides the first data responsive to the first timing signal, when the first semiconductor chip is designated, and provides a second timing signal and further provides second data responsive to the second timing signal, when the second semiconductor chip is designated.Type: GrantFiled: August 21, 2018Date of Patent: November 26, 2019Assignee: Micron Technology, Inc.Inventors: Seiji Narui, Homare Sato, Chikara Kondo
-
Patent number: 10468386Abstract: An apparatus including through substrate vias (TSVs) used to interconnect stacked chips is described. The apparatus according to an embodiment includes a plurality of first selection lines each extending in a first direction; a plurality of second selection lines each extending in a second direction to cross the plurality of first selection lines; and a plurality of a TSV units disposed in intersections of the plurality of first selection lines and the plurality of second selection lines, respectively. Each TSV unit of the plurality of TSV units includes a TSV; a switch coupled to the TSV; and a selection circuit. The selection circuit is configured to control a switching state of the switch responsive to each of an associated one of the plurality of first selection lines and an associated one of the plurality of second selection lines being set to an active level.Type: GrantFiled: November 8, 2018Date of Patent: November 5, 2019Assignee: Micron Technology, Inc.Inventors: Homare Sato, Chikara Kondo, Akira Ide
-
Publication number: 20190214061Abstract: Apparatuses and methods for providing multiphase clock signals are described. An example apparatus includes first, second, third and fourth clocked inverters, first and second clock terminals, and first and second latch circuits. An input node and an output node of the first clocked inverter is coupled respectively to an output node of the fourth clocked inverter and an input node of the second clocked inverter. An input node and an output node of the third clocked inverter is coupled to an output node of the second clocked inverter and an input node of the fourth clocked inverter. The first and second clock terminals are supplied respectively with first and second clock signals. The first latch is coupled between the output nodes of the first and third clocked inverters, and the second latch circuit is coupled between the output nodes of the second and fourth clocked inverters.Type: ApplicationFiled: March 19, 2019Publication date: July 11, 2019Inventors: Homare Sato, Chiaki Dono, Chikara Kondo
-
Publication number: 20190122708Abstract: Apparatuses and methods for transmitting data between a plurality of chips are described.Type: ApplicationFiled: December 19, 2018Publication date: April 25, 2019Applicant: Micron Technology, Inc.Inventors: Chikara Kondo, Tomoyuki Shibata, Chiaki Dono, Seiji Narui, Minehiko Uehara, Taihei Shido, Homare Sato
-
Publication number: 20190115057Abstract: Apparatuses and methods for providing multiphase clock signals are described. An example apparatus includes first, second, third and fourth clocked inverters, first and second clock terminals, and first and second latch circuits. An input node and an output node of the first clocked inverter is coupled respectively to an output node of the fourth clocked inverter and an input node of the second clocked inverter. An input node and an output node of the third clocked inverter is coupled to an output node of the second clocked inverter and an input node of the fourth clocked inverter. The first and second dock terminals are supplied respectively with first and second clock signals. The first latch is coupled between the output nodes of the first and third clocked inverters, and the second latch circuit is coupled between the output nodes of the second and fourth clocked inverters.Type: ApplicationFiled: October 13, 2017Publication date: April 18, 2019Applicant: MICRON TECHNOLOGY, INC.Inventors: Homare Sato, Chiaki Dono, Chikara Kondo
-
Patent number: 10262704Abstract: Apparatuses and methods for providing multiphase clock signals are described. An example apparatus includes first, second, third and fourth clocked inverters, first and second clock terminals, and first and second latch circuits. An input node and an output node of the first clocked inverter is coupled respectively to an output node of the fourth clocked inverter and an input node of the second clocked inverter. An input node and an output node of the third clocked inverter is coupled to an output node of the second clocked inverter and an input node of the fourth clocked inverter. The first and second clock terminals are supplied respectively with first and second clock signals. The first latch is coupled between the output nodes of the first and third clocked inverters, and the second latch circuit is coupled between the output nodes of the second and fourth clocked inverters.Type: GrantFiled: October 13, 2017Date of Patent: April 16, 2019Assignee: Micron Technology, Inc.Inventors: Homare Sato, Chiaki Dono, Chikara Kondo
-
Patent number: 10185652Abstract: An example apparatus includes a first semiconductor chip and a second semiconductor chip; and a first via and a plurality of second vias coupling the first semiconductor chip and the second semiconductor chip. The first semiconductor chip provides a first timing signal to the first via and further provides first data responsive to the first timing signal to the plurality of second vias. The second semiconductor chip receives the first timing signal from the first via and the first data from the plurality of second vias and further provides the first data responsive to the first timing signal, when the first semiconductor chip is designated, and provides a second timing signal and further provides second data responsive to the second timing signal, when the second semiconductor chip is designated.Type: GrantFiled: May 26, 2017Date of Patent: January 22, 2019Assignee: Micron Technology, Inc.Inventors: Seiji Narui, Homare Sato, Chikara Kondo
-
Patent number: 10163469Abstract: Apparatuses and methods for transmitting data between a plurality of chips are described.Type: GrantFiled: November 30, 2016Date of Patent: December 25, 2018Assignee: Micron Technology, Inc.Inventors: Chikara Kondo, Tomoyuki Shibata, Chiaki Dono, Seiji Narui, Minehiko Uehara, Taihei Shido, Homare Sato
-
Publication number: 20180357156Abstract: An example apparatus includes a first semiconductor chip and a second semiconductor chip; and a first via and a plurality of second vias coupling the first semiconductor chip and the second semiconductor chip. The first semiconductor chip provides a first timing signal to the first via and further provides first data responsive to the first timing signal to the plurality of second vias. The second semiconductor chip receives the first timing signal from the first via and the first data from the plurality of second vias and further provides the first data responsive to the first timing signal, when the first semiconductor chip is designated, and provides a second timing signal and further provides second data responsive to the second timing signal, when the second semiconductor chip is designated.Type: ApplicationFiled: August 21, 2018Publication date: December 13, 2018Applicant: Micron Technology, Inc.Inventors: Seiji Narui, Homare Sato, Chikara Kondo
-
Publication number: 20180341575Abstract: An example apparatus includes a first semiconductor chip and a second semiconductor chip; and a first via and a plurality of second vias coupling the first semiconductor chip and the second semiconductor chip. The first semiconductor chip provides a first timing signal to the first via and further provides first data responsive to the first timing signal to the plurality of second vias. The second semiconductor chip receives the first timing signal from the first via and the first data from the plurality of second vias and further provides the first data responsive to the first timing signal, when the first semiconductor chip is designated, and provides a second timing signal and further provides second data responsive to the second timing signal, when the second semiconductor chip is designated.Type: ApplicationFiled: May 26, 2017Publication date: November 29, 2018Applicant: Micron Technology, Inc.Inventors: Seiji Narui, Homare Sato, Chikara Kondo
-
Publication number: 20180151207Abstract: Apparatuses and methods for transmitting data between a plurality of chips are described.Type: ApplicationFiled: November 30, 2016Publication date: May 31, 2018Applicant: Micron Technology, Inc.Inventors: Chikara Kondo, Tomoyuki Shibata, Chiaki Dono, Seiji Narui, Minehiko Uehara, Taihei Shido, Homare Sato
-
Patent number: 9378775Abstract: Such a device is disclosed that includes first and second chips stacked to each other, and a third chip controlling the first and second chips, stacked on the first and second chips, and including first, second and third output circuits. The first output circuit supplies a first command signal to the first chip. The second output circuit supplies the first command signal to the second chip. The third output circuit supplies a second command signal to the first and second chips.Type: GrantFiled: January 25, 2012Date of Patent: June 28, 2016Assignee: PS4 LUXCO S.A.R.L.Inventors: Junichi Hayashi, Homare Sato