Patents by Inventor Houde Zhou
Houde Zhou has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230343773Abstract: A semiconductor package structure includes a substrate, including first conductive pads and packaging pads opposite to the first conductive pads, one or more semiconductor chips stacking on the substrate, a molding compound encapsulating the semiconductor chips, first metal wires connecting the semiconductor chips to the packaging pads, a first metal pad on a side of the molding compound opposite to the substrate, and a second metal wire located in the molding compound and connecting the first metal pad to a chip-contact pad of a semiconductor chip of the semiconductor chips.Type: ApplicationFiled: June 15, 2023Publication date: October 26, 2023Inventors: Peng CHEN, Houde ZHOU, Xinru ZENG
-
Publication number: 20230275070Abstract: A chip package structure includes multiple chips stacked together, a molding layer encapsulating the multiple chips, a conductive layer is on a side of the molding layer away from the multiple chips, and a vertical conductive element extending from a surface of the molding layer to the bonding pad. Each of the multiple chips includes a bonding pad not covered by the multiple chips. The vertical conductive element connects the conductive layer and the bonding pad. The vertical conductive element includes gold.Type: ApplicationFiled: May 9, 2023Publication date: August 31, 2023Inventors: XinRu Zeng, Peng Chen, Houde Zhou
-
Publication number: 20230268197Abstract: A method for fabricating a substrate structure for packaging includes providing a core substrate, a plurality of conductive pads at a first surface of the core substrate, and a metal layer at a second surface of the core substrate opposite to the first surface; forming a conductive structure, for pasting the substrate structure onto an external component, on each of the plurality of conductive pads; forming a molding compound on the first surface of the core substrate and to encapsulate the conductive structure; and forming a plurality of packaging pads by patterning the metal layer at the second surface of the core substrate.Type: ApplicationFiled: April 25, 2023Publication date: August 24, 2023Inventors: Xinru ZENG, Peng CHEN, Houde ZHOU
-
Patent number: 11721686Abstract: A packaging method includes providing a substrate structure, including a core substrate, a plurality of first conductive pads at a first surface of the core substrate, and a plurality of packaging pads at a second surface of the core substrate; and packaging a plurality of semiconductor chips onto the substrate structure at the second surface of the core substrate, including forming a first metal wire to connect with a chip-contact pad of a semiconductor chip, and forming a molding compound on the second surface of the core substrate to encapsulate the plurality of semiconductor chips. One end of the first metal wire connects to the chip-contact pad, and another end of the first metal wire is exposed at the surface of the molding compound. The packaging method further includes forming a first metal pad on the surface of the molding compound to electrically connect with the first metal wire.Type: GrantFiled: March 31, 2021Date of Patent: August 8, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Peng Chen, Houde Zhou, Xinru Zeng
-
Patent number: 11694904Abstract: A method for fabricating a substrate structure for packaging includes providing a core substrate, a plurality of conductive pads at a first surface of the core substrate, and a metal layer at a second surface of the core substrate opposite to the first surface; forming a conductive structure, for pasting the substrate structure onto an external component, on each of the plurality of conductive pads; forming a molding compound on the first surface of the core substrate and to encapsulate the conductive structure; and forming a plurality of packaging pads by patterning the metal layer at the second surface of the core substrate.Type: GrantFiled: March 16, 2021Date of Patent: July 4, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Xinru Zeng, Peng Chen, Houde Zhou
-
Publication number: 20230209842Abstract: The present disclosure provides a memory system packaging structure and fabrication methods. The memory system packaging structure includes memory modules, a memory controller, a redistribution layer electrically connected to the memory controller, a plastic encapsulation layer encapsulating the memory modules and the memory controller, and one or more connecting pillars extending in the vertical direction and configured for providing electric power to the memory modules. Each memory module includes memory dies stacked in a vertical direction. Each connecting pillar includes a first portion being in physical contact with one of the memory dies and a second portion being in physical contact with the redistribution layer.Type: ApplicationFiled: January 16, 2023Publication date: June 29, 2023Inventors: Xinru Zeng, Peng Chen, Houde Zhou
-
Patent number: 11688721Abstract: A chip package structure includes a chip stack and a redistribution layer. The chip stack includes multiple chips stacked together, a molding layer encapsulating the multiple chips, and a vertical conductive element extending from a surface of the molding layer reach and coupled to the bonding pad. Each of the multiple chips includes a bonding pad not covered by the multiple chips. The redistribution layer is above the molding layer and includes a conductive layer coupled to the vertical conductive element, and an insulating layer over and partially exposing the conductive layer.Type: GrantFiled: August 23, 2021Date of Patent: June 27, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: XinRu Zeng, Peng Chen, Houde Zhou
-
Publication number: 20220392849Abstract: The present disclosure provides a semiconductor structure, comprising a die/die stack attached on a substrate, a conductive top block covering a top surface of the die/die stack, and a plurality of ground wires conductively connect the conductive top block and to the substrate. The conductive top block, the plurality of ground wires, and the substrate form a Faraday cage to provide an electromagnetic interference shielding of the die/die stack.Type: ApplicationFiled: June 23, 2022Publication date: December 8, 2022Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Peng CHEN, HouDe ZHOU
-
Patent number: 11476173Abstract: A manufacturing method of an integrated circuit (IC) packaging structure includes the following steps. One or a plurality of dies is disposed on a packaging substrate. An encapsulation material is formed on the packaging substrate. The encapsulation material is configured to encapsulate the one or the plurality of the dies on the packaging substrate. At least one trench is formed in the encapsulation material. A heat dissipation structure is formed on the encapsulation material, and at least a part of the heat dissipation structure is formed in the at least one trench. The step of forming the heat dissipation structure includes the following steps. A first slurry is formed in the at least one trench, and a first curing process is performed to the first slurry for forming a first portion of the heat dissipation structure.Type: GrantFiled: July 7, 2020Date of Patent: October 18, 2022Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Peng Chen, Houde Zhou, BaoHua Zhang, Chao Gu
-
Patent number: 11469153Abstract: An electronic component includes a substrate comprising a die attach region and a perimeter region on a front side of the substrate; and at least one thermal indicator disposed within the perimeter region for monitoring the cumulative heat exposure of the substrate. The thermal indicator signals when the predetermined thermal budget limit that correlates with the decline in the condition of the OSP layer or the degradation of the adhesion of the die attach films is reached.Type: GrantFiled: November 3, 2019Date of Patent: October 11, 2022Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: Peng Chen, Houde Zhou, Chao Gu
-
Publication number: 20220314369Abstract: A laser system for dicing a semiconductor structure is disclosed. The laser system includes a laser source and a laser energy adjusting unit. The laser source is configured to generate a laser. The laser energy adjusting unit is movably provided on a laser light path between the laser source and the semiconductor structure. The laser energy adjusting unit is moved to the laser light path between the laser source and the semiconductor structure based on a first determination that the laser source is focused on a first preset region of the semiconductor structure having a first material.Type: ApplicationFiled: May 4, 2021Publication date: October 6, 2022Inventors: Liquan Cai, Peng Chen, Houde Zhou
-
Publication number: 20220319888Abstract: A laser dicing system is disclosed. The laser dicing system includes a host device and a laser source. The host device reads and identifies a mark formed on a surface of a semiconductor structure. The laser source is coupled to the host device and is configured to generate a dicing laser energy to form a trench on the semiconductor structure. The dicing laser energy irradiated on the semiconductor structure is adjustable based on information embedded in the mark.Type: ApplicationFiled: May 4, 2021Publication date: October 6, 2022Inventors: Liquan Cai, Peng Chen, Houde Zhou
-
Publication number: 20220278089Abstract: A packaging method includes providing a substrate structure, including a core substrate, a plurality of first conductive pads at a first surface of the core substrate, and a plurality of packaging pads at a second surface of the core substrate; and packaging a plurality of semiconductor chips onto the substrate structure at the second surface of the core substrate, including forming a first metal wire to connect with a chip-contact pad of a semiconductor chip, and forming a molding compound on the second surface of the core substrate to encapsulate the plurality of semiconductor chips. One end of the first metal wire connects to the chip-contact pad, and another end of the first metal wire is exposed at the surface of the molding compound. The packaging method further includes forming a first metal pad on the surface of the molding compound to electrically connect with the first metal wire.Type: ApplicationFiled: March 31, 2021Publication date: September 1, 2022Inventors: Peng CHEN, Houde ZHOU, Xinru ZENG
-
Publication number: 20220275025Abstract: A series of bone remodeling regulatory peptides and application thereof are disclosed. Through sequence alignment, structure analysis, physical and chemical properties and function prediction, a series of bone remodeling regulatory peptides are designed and synthesized by solid-phase peptide synthesis method: Core peptide sequence: Gly-Xaa-Pro-Gly-Xaa-Xaa-Gly-Xaa-Xaa, A1-1: Gly-Ala-Pro-Gly-Pro-Gln-Gly-Phe-Gln, A1-2-1: Gly-Ala-Pro-Gly-Ala-Pro-Gly-Ser-Gln, A1-4-1: Gly-Pro-Pro-Gly-Pro-Ala-Gly-Phe-Ala, A1-5-3: Gly-Pro-Pro-Gly-Ala-Thr-Gly-Phe-Pro, and OSCpep: Gly-Ala-Pro-Gly-Pro-Ala-Gly-Phe-Ala. These peptides have the features of short length, simple synthesis, low cost, low cytotoxicity, high biological stability, moderate half-life, good bone targeting. They can regulate the differentiation and function of osteoclasts and osteoblasts by adjusting the concentration, thereby achieving the orderly regulation of bone resorption and bone formation, and have wide potential application prospects.Type: ApplicationFiled: August 15, 2019Publication date: September 1, 2022Applicant: THE SECOND XIANGYA HOSPITAL OF CENTRAL SOUTH UNIVERSITYInventors: Houde ZHOU, Yue GUO, Yinghui ZHOU, Haiqng YUE
-
Publication number: 20220254755Abstract: The present disclosure includes a semiconductor package including a redistribution layer (RDL) having a first surface in contact with input/output (I/O) contacts and a second surface opposite to the first surface. The semiconductor package also includes a staircase interconnect structure formed on the second surface of the RDL and electrically connected with the RDL. The staircase interconnect structure includes staircase layers including a first staircase layer and a second staircase layer stacked on a top surface of the first staircase layer. The second staircase layer covers a portion of the top surface of the first staircase layer such that a remaining portion of the top surface of the first staircase layer is exposed. Integrated circuit (IC) chips are electrically connected to the RDL via the staircase interconnect structure. A first IC chip of the IC chips is electrically connected to the RDL through the remaining portion of the top surface of the first staircase layer.Type: ApplicationFiled: April 29, 2021Publication date: August 11, 2022Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Xinru ZENG, Peng CHEN, Meng WANG, Baohua ZHANG, Houde ZHOU
-
Publication number: 20220238351Abstract: A method for fabricating a substrate structure for packaging includes providing a core substrate, a plurality of conductive pads at a first surface of the core substrate, and a metal layer at a second surface of the core substrate opposite to the first surface; forming a conductive structure, for pasting the substrate structure onto an external component, on each of the plurality of conductive pads; forming a molding compound on the first surface of the core substrate and to encapsulate the conductive structure; and forming a plurality of packaging pads by patterning the metal layer at the second surface of the core substrate.Type: ApplicationFiled: March 16, 2021Publication date: July 28, 2022Inventors: Xinru ZENG, Peng CHEN, Houde ZHOU
-
Publication number: 20220157627Abstract: The present disclosure describes methods and systems for processing semiconductor wafers. A method for processing a wafer includes measuring one or more wafer characteristics of the wafer using a plurality of detectors. The wafer includes a device region and a perimeter region. The method also includes determining a wafer modification profile of the wafer based on the measured one or more wafer characteristics. The method further includes modifying a ring-shaped portion of the wafer within the perimeter region using the wafer modification profile. The modified ring-shaped portion has a penetration depth that is less than a thickness of the wafer. The method further includes performing a wafer thinning process on the wafer.Type: ApplicationFiled: December 11, 2020Publication date: May 19, 2022Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Liquan CAI, Peng Chen, Houde Zhou
-
Publication number: 20220013471Abstract: In a method for fabricating an integrated circuit (IC) package, one or more IC chips are stacked on a package substrate. A marking plate is formed on the one or more IC chips with a first major surface facing the one or more IC chips. A plastic structure is formed to encapsulate the one or more IC chips and the marking plate such that a second major surface of the marking plate is a portion of an outer surface of the IC package.Type: ApplicationFiled: September 24, 2021Publication date: January 13, 2022Applicant: Yangtze Memory Technologies Co., Ltd.Inventors: Houde ZHOU, Peng CHEN
-
Publication number: 20210384166Abstract: A chip package structure includes a chip stack and a redistribution layer. The chip stack includes multiple chips stacked together, a molding layer encapsulating the multiple chips, and a vertical conductive element extending from a surface of the molding layer reach and coupled to the bonding pad. Each of the multiple chips includes a bonding pad not covered by the multiple chips. The redistribution layer is above the molding layer and includes a conductive layer coupled to the vertical conductive element, and an insulating layer over and partially exposing the conductive layer.Type: ApplicationFiled: August 23, 2021Publication date: December 9, 2021Inventors: XinRu Zeng, Peng Chen, Houde Zhou
-
Patent number: 11133290Abstract: A chip package structure including a first chip stack and a redistribution layer is provided. The first chip stack includes a plurality of first chips, a first molding layer and at least one first vertical conductive element. The plurality of first chips are sequentially stacked, wherein each of the plurality of first chips includes at least one first bonding pad, and the first bonding pads are not covered by the plurality of first chips. The first molding layer encapsulates the plurality of first chips. The at least one first vertical conductive element penetrates through the first molding layer, wherein the at least one first vertical conductive element is disposed on and electrically connected to at least one of the first bonding pads. The redistribution layer is disposed on the first chip stack and electrically connected to the at least one first vertical conductive element.Type: GrantFiled: January 7, 2020Date of Patent: September 28, 2021Assignee: Yangtze Memory Technologies Co., Ltd.Inventors: XinRu Zeng, Peng Chen, Houde Zhou