Patents by Inventor Howard S. David
Howard S. David has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080163226Abstract: In some embodiments, a chip includes a scheduler, transmitters, receivers, and control circuitry. The schedule schedules signals to be transmitted outside the chip and the transmitters transmit the scheduled signals outside the chip. The receivers receive signals including signals with temperature information related to a temperature outside the chip. The control circuitry selectively limit a number of commands that can be scheduled within a series of smaller windows while checking the temperature information near the conclusion of a larger window comprising many smaller windows. Other embodiments are described.Type: ApplicationFiled: December 29, 2006Publication date: July 3, 2008Inventors: Sivakumar Radhakrisnan, Suneeta Sah, William H. Nale, Rami Naqib, Howard S. David, Rajat Agarwal
-
Patent number: 7392339Abstract: A “partial PRECHARGE command” is used to precharge a fraction of the banks in a multi-bank DRAM. In a first implementation the command precharges one half of the banks. In a second implementation the command precharges one quarter of the banks. The power drawn by the upper or lower bank precharge on the eight bank DRAM is the same as the power drawn by an “all bank” precharge on a four bank DRAM, without requiring the precharge period to be extended.Type: GrantFiled: December 10, 2003Date of Patent: June 24, 2008Assignee: Intel CorporationInventor: Howard S. David
-
Patent number: 7389387Abstract: One embodiment of a distributed memory module cache includes tag memory and associated logic implemented at the memory controller end of a memory channel. The memory controller is coupled to at least one memory module by way of a point-to-point interface. The data cache and associated logic are located in one or more buffer components on each of the memory modules. Writes to a memory module are stored in the data cache which allows the writes to be postponed until the DRAM on the memory module is not busy.Type: GrantFiled: December 31, 2001Date of Patent: June 17, 2008Assignee: Intel CorporationInventor: Howard S. David
-
Patent number: 7188208Abstract: Generating a pair of buses, each coupled to a common terminating device, each having a set of address signal lines that are coupled to a separate memory device, and driving one set of address signal lines with an address driven with true logic states while driving the other set of address signal lines with the same address, but driven to opposing logic states, to achieve a greater balance between the quantity of signals across both buses that are driven to a high state versus those that are driven to a low state.Type: GrantFiled: September 7, 2004Date of Patent: March 6, 2007Assignee: Intel CorporationInventors: Howard S. David, Bill H. Nale
-
Patent number: 7036053Abstract: A method for optimizing a source synchronous clock reference signal timing to capture data from a memory device (e.g., DDR SDRAM) includes conducting an iterative two-dimensional data eye search for optimizing the delay of the source synchronous clock reference signal (e.g., DQS). Embodiments of the present invention are directed to tuning the delay for each device for the optimal margin in two dimensions: maximize the distance from the data eye walls and maximize the noise margin on the interface. An iterative data eye search is performed while varying the DQS delay timing and noise margin.Type: GrantFiled: December 19, 2002Date of Patent: April 25, 2006Assignee: Intel CorporationInventors: John F. Zumkehr, John L. Bryan, Howard S. David, Klaus Ruff
-
Patent number: 6976120Abstract: A method and an apparatus to track transition of a flag signal for DRAM data transfer have been disclosed. In one embodiment, the apparatus includes one or more memory devices, coupled to a data bus, to receive a command signal, wherein the command signal initiates a set of data transfer operations to transfer data between the data bus and one of the one or more memory devices; and a timing unit, coupled to the one or more memory devices, to receive the command signal, a flag signal, and a memory select signal, the timing unit to generate a trigger signal, in response to a transition of the flag signal, to complete the data transfer operations if the memory select signal corresponds to the one of the one or more memory devices. Other embodiments have been claimed and described.Type: GrantFiled: January 28, 2002Date of Patent: December 13, 2005Assignee: Intel CorporationInventors: Narendra S. Khandekar, Michael W. Williams, Howard S. David
-
Patent number: 6976121Abstract: An apparatus and a method to track command signal occurrence for DRAM data transfer have been disclosed. In one embodiment, the apparatus includes an interface to couple to a data bus, the data bus to transfer data between the interface and one or more memory devices, and a logic unit to generate a command occurrence signal to identify when a command signal is issued, wherein a set of data transfer operations on one of the one or more memory devices are completed in response to the command occurrence signal, a transition of a flag signal, and a chip select signal corresponding to the one memory device. Other embodiments have been claimed and described.Type: GrantFiled: January 28, 2002Date of Patent: December 13, 2005Assignee: Intel CorporationInventors: Narendra S. Khandekar, Michael W. Williams, Howard S. David
-
Patent number: 6938129Abstract: One embodiment of a distributed memory module cache includes tag memory and associated logic implemented at the memory controller end of a memory channel. The memory controller is coupled to at least one memory module by way of a point-to-point interface. The data cache and associated logic are located in one or more buffer components on each of the memory modules.Type: GrantFiled: December 31, 2001Date of Patent: August 30, 2005Assignee: Intel CorporationInventor: Howard S. David
-
Patent number: 6931505Abstract: One embodiment of a distributed memory module cache includes tag memory and associated logic implemented at the memory controller end of a memory channel. The memory controller is coupled to at least one memory module by way of a point-to-point interface. The data cache and associated logic are located in one or more buffer components on each of the memory modules. The memory controller communicates with the memory module via a variety of commands. Included in these commands are an activate command and a cache fetch command. A command is delivered from the memory controller to the memory modules over four transfer periods. The activate command and the cache fetch command have formats that differ only in the information delivered in the fourth transfer period. A read command and a read and preload command similarly differ only in the information delivered over the fourth transfer period.Type: GrantFiled: December 31, 2001Date of Patent: August 16, 2005Assignee: Intel CorporationInventor: Howard S. David
-
Patent number: 6925534Abstract: One embodiment of a distributed memory module cache includes tag memory and associated logic implemented at the memory controller end of a memory channel. The memory controller is coupled to at least one memory module by way of a point-to-point interface. The data cache and associated logic are located in one or more buffer components on each of the memory modules. One intended advantage of this example embodiment is the ability to read a current line of data out of a memory module DRAM and to load the next cache line of data into the memory module data cache. This allows the utilization of excess DRAM interconnect bandwidth while preserving limited memory bus bandwidth.Type: GrantFiled: December 31, 2001Date of Patent: August 2, 2005Assignee: Intel CorporationInventor: Howard S. David
-
Patent number: 6880044Abstract: One embodiment of a distributed memory module cache includes tag memory and associated logic implemented at the memory controller end of a memory channel. The memory controller is coupled to at least one memory module by way of a point-to-point interface. The data cache and associated logic are located in one or more buffer components on each of the memory modules. The tag look-ups are performed in parallel with the memory module decodes. This improves latency for cache hits without penalizing the latency for cache misses.Type: GrantFiled: December 31, 2001Date of Patent: April 12, 2005Assignee: Intel CorporationInventor: Howard S. David
-
Patent number: 6865646Abstract: One embodiment of a distributed memory module cache includes tag memory and associated logic implemented at the memory controller end of a memory channel. The memory controller is coupled to at least one memory module by way of a point-to-point interface. The data cache and associated logic are located in one or more buffer components on each of the memory modules. This embodiment includes an option to segment the cache. When the cache is segmented, the cache line size is halved. The segmentation allows the entire cache to be accessed without doubling the amount of tag address storage locations. The non-segmented cache may be used for memory systems using a burst length of eight bytes, while the segmented cache may be used for memory systems using a burst length of four bytes.Type: GrantFiled: December 31, 2001Date of Patent: March 8, 2005Assignee: Intel CorporationInventor: Howard S. David
-
Patent number: 6832177Abstract: A method of addressing a memory device on a memory module includes determining whether a command has been issued to the memory module. An evaluation state is entered if the command has been issued. While in the evaluation state, it is determined whether an identification signal has been issued for the memory device to initiate action. Action is initiated if the identification signal indicates that the memory device is to respond to the command issued.Type: GrantFiled: December 27, 2002Date of Patent: December 14, 2004Assignee: Intel CorporationInventors: Narendra S. Khandekar, Howard S. David
-
Patent number: 6795899Abstract: In some embodiments, the invention includes a system having a memory controller, a bus, and first and second memory devices. The memory controller requests read and write operations and operates with a burst length. The first and second memory devices are coupled to the memory controller through the bus, the first and second memory devices each having a prefetch length that is greater than the burst length, but performing the requested read and write operations with the burst length. Other embodiments are described and claimed.Type: GrantFiled: March 22, 2002Date of Patent: September 21, 2004Assignee: Intel CorporationInventors: James M. Dodd, Howard S. David
-
Publication number: 20040128429Abstract: A method of addressing a memory device on a memory module includes determining whether a command has been issued to the memory module. An evaluation state is entered if the command has been issued. While in the evaluation state, it is determined whether an identification signal has been issued for the memory device to initiate action. Action is initiated if the identification signal indicates that the memory device is to respond to the command issued.Type: ApplicationFiled: December 27, 2002Publication date: July 1, 2004Inventors: Narendra S. Khandekar, Howard S. David
-
Publication number: 20040123207Abstract: A method for optimizing a source synchronous clock reference signal timing to capture data from a memory device (e.g., DDR SDRAM) includes conducting an iterative two-dimensional data eye search for optimizing the delay of the source synchronous clock reference signal (e.g., DQS). Embodiments of the present invention are directed to tuning the delay for each device for the optimal margin in two dimensions: maximize the distance from the data eye walls and maximize the noise margin on the interface. An iterative data eye search is performed while varying the DQS delay timing and noise margin.Type: ApplicationFiled: December 19, 2002Publication date: June 24, 2004Applicant: Intel CorporationInventors: John F. Zumkehr, John L. Bryan, Howard S. David, Klaus Ruff
-
Publication number: 20030182513Abstract: In some embodiments, the invention includes a system having a memory controller, a bus, and first and second memory devices. The memory controller requests read and write operations and operates with a burst length. The first and second memory devices are coupled to the memory controller through the bus, the first and second memory devices each having a prefetch length that is greater than the burst length, but performing the requested read and write operations with the burst length. Other embodiments are described and claimed.Type: ApplicationFiled: March 22, 2002Publication date: September 25, 2003Inventors: James M. Dodd, Howard S. David
-
Publication number: 20030145161Abstract: A technique to track flag transitions to ensure proper timing of data transfers to and from DRAM devices. In one scheme, a queue is employed to track occurrences of read/write commands, chip select signal and flag transitions to generate a trigger signal to effect the data transfer. In another scheme, read/write command indications are replaced by a rank select signal to enable this data trigger scheme to work even in heavily loaded configurations where there is more timing skew.Type: ApplicationFiled: January 28, 2002Publication date: July 31, 2003Inventors: Narendra S. Khandekar, Michael W. Williams, Howard S. David
-
Publication number: 20030145156Abstract: A technique to track flag transitions to ensure proper timing of data transfers to and from DRAM devices. In one scheme, a queue is employed to track occurrences of read/write commands, chip select signal and flag transitions to generate a trigger signal to effect the data transfer. In another scheme, read/write command indications are replaced by a rank select signal to enable the data trigger scheme to work in a more heavily loaded configuration where there is more timing skew.Type: ApplicationFiled: January 28, 2002Publication date: July 31, 2003Inventors: Narendra S. Khandekar, Michael W. Williams, Howard S. David
-
Publication number: 20030135693Abstract: One embodiment of a distributed memory module cache includes tag memory and associated logic implemented at the memory controller end of a memory channel. The memory controller is coupled to at least one memory module by way of a point-to-point interface. The data cache and associated logic are located in one or more buffer components on each of the memory modules. The memory controller communicates with the memory module via a variety of commands. Included in these commands are an activate command and a cache fetch command. A command is delivered from the memory controller to the memory modules over four transfer periods. The activate command and the cache fetch command have formats that differ only in the information delivered in the fourth transfer period. A read command and a read and preload command similarly differ only in the information delivered over the fourth transfer period.Type: ApplicationFiled: December 31, 2001Publication date: July 17, 2003Inventor: Howard S. David