Patents by Inventor Huan-Just Lin
Huan-Just Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20050092348Abstract: The present invention provides aqueous compositions for cleaning integrated circuit substrates. Specifically, in the cleaning of an integrated circuit substrate, disclosed is a method for removing the by-products of the high-k dielectric dry etch process from the integrated circuit substrate, the method including: contacting the integrated circuit substrate with an aqueous composition including an amount, effective for the purpose of a (a) hydrogen fluoride, followed by (b) a mixture of hydrogen peroxide with a compound selected from the group consisting of ammonium hydroxide, hydrochloric acid and sulfuric acid.Type: ApplicationFiled: November 5, 2003Publication date: May 5, 2005Inventors: Ju-Chien Chiang, Ming-Huan Tsai, Huan-Just Lin, Yuan-Hung Chiu, Hun-Jan Tao
-
Publication number: 20050081781Abstract: A fully dry etch method is described for removing a high k dielectric layer from a substrate without damaging the substrate and has a high selectivity with respect to a gate layer. The etch is comprised of BCl3, a fluorocarbon, and an inert gas. A low RF bias power is preferred. The method can also be used to remove an interfacial layer between the substrate and the high k dielectric layer. A HfO2 etch rate of 55 Angstroms per minute is achieved without causing a recess in a silicon substrate and with an etch selectivity to polysilicon of greater than 10:1. Better STI oxide divot control is also provided by this method. The etch through the high k dielectric layer may be performed in the same etch chamber as the etch process to form a gate electrode.Type: ApplicationFiled: October 17, 2003Publication date: April 21, 2005Inventors: Huan-Just Lin, Ming-Huan Tsai, Li-Te Lin, Yuan-Hung Chiu, Han-Jan Tao
-
Patent number: 6828248Abstract: A method of pull back for a shallow trench isolation (STI) structure is provided. The method firstly provides a substrate having a hard mask layer disposed thereupon and a dielectric layer above the hard mask layer. Then a trench is formed within the hard mask layer, the dielectric layer and the substrate. Finally, the hard mask layer and the dielectric layer are pulled back by using a halogen containing etching process.Type: GrantFiled: August 8, 2003Date of Patent: December 7, 2004Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hun-Jan Tao, Huan-Just Lin
-
Patent number: 6828205Abstract: A method for using an isotropic wet etching process chemical process for trimming semiconductor feature sizes with improved critical dimension control including providing a hard mask overlying a substrate included in a semiconductor wafer said hard mask patterned for masking a portion of the substrate for forming a semiconductor feature according to an anisotropic plasma etching process; isotropically wet etching the hard mask to reduce a dimension of the hard mask prior to carrying out the anisotropic plasma etching process; and, anisotropically plasma etching a portion of the substrate not covered by the hard mask to form the semiconductor feature.Type: GrantFiled: February 7, 2002Date of Patent: December 7, 2004Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Ming-Huan Tsai, Ming-Jie Huang, Huan-Just Lin, Hun-Jan Tao
-
Publication number: 20040182822Abstract: A method for compensating CD variations across a semiconductor process wafer surface in a plasma etching process including a semiconductor wafer having a process surface comprising patterned features; carrying out a first plasma etching process wherein the semiconductor wafer is heated to at least two selectively controllable temperature zones; determining a first dimensional variation of etched features with respect to reference dimensions over predetermined areas of the process surface including the two selectively controllable temperature zones; determining operating temperatures for the two selectively controllable temperature zones to achieve a targeted dimensional variation change in the first dimensional variation to achieve a desired second dimensional variation; plasma etching the process surface to the desired operating temperatures; and, determining an actual dimensional variation change for use in at least one subsequent plasma etching process.Type: ApplicationFiled: March 20, 2003Publication date: September 23, 2004Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Li-Shiun Chen, Ming-Ching Chang, Huan-Just Lin, Li-Te S. Lin, Yung -Hung Chiu, Hun-Jan Tao
-
Patent number: 6794302Abstract: A method for compensating CD variations across a semiconductor process wafer surface in a plasma etching process including a semiconductor wafer having a process surface comprising patterned features; carrying out a first plasma etching process wherein the semiconductor wafer is heated to at least two selectively controllable temperature zones; determining a first dimensional variation of etched features with respect to reference dimensions over predetermined areas of the process surface including the two selectively controllable temperature zones; determining operating temperatures for the two selectively controllable temperature zones to achieve a targeted dimensional variation change in the first dimensional variation to achieve a desired second dimensional variation; plasma etching the process surface to the desired operating temperatures; and, determining an actual dimensional variation change for use in at least one subsequent plasma etching process.Type: GrantFiled: March 20, 2003Date of Patent: September 21, 2004Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Li-Shiun Chen, Ming-Ching Chang, Huan-Just Lin, Li-Te S. Lin, Yung-Hog Chiu, Hun-Jan Tao
-
Publication number: 20040142531Abstract: A process for forming a DRAM stacked capacitor structure with increased surface area, has been developed. The process features forming lateral grooves in the sides of a polysilicon storage node structure, during a dry etching procedure used to define the storage node structure. The grooves are selectively, and laterally formed in ion implanted veins, which in turn had been placed at various depths in an intrinsic polysilicon layer via a series of ion implantation steps, each performed at a specific implant energy. An isotopic component of the storage node structure, defining dry etch procedure, selectively etches the highly doped, ion implanted veins at a greater rate than the non-ion implanted regions of polysificon, located between the ion implanted veins, resulting in a necked profile, storage node structure, featuring increased surface area as a result of the formation of the lateral grooves.Type: ApplicationFiled: January 12, 2004Publication date: July 22, 2004Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Bor-Wen Chan, Huan-Just Lin, Hun-Jan Tao
-
Patent number: 6706591Abstract: A process for forming a DRAM stacked capacitor structure with increased surface area, has been developed. The process features forming lateral grooves in the sides of a polysilicon storage node structure, during a dry etching procedure used to define the storage node structure. The grooves are selectively, and laterally formed in ion implanted veins, which in turn had been placed at various depths in an intrinsic polysilicon layer via a series of ion implantation steps, each performed at a specific implant energy. An isotopic component of the storage node structure, defining dry etch procedure, selectively etches the highly doped, ion implanted veins at a greater rate than the non-ion implanted regions of polysilicon, located between the ion implanted veins, resulting in a necked profile, storage node structure, featuring increase surface area as a result of the formation of the lateral grooves.Type: GrantFiled: January 22, 2002Date of Patent: March 16, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Bor-Wen Chan, Huan-Just Lin, Hun-Jan Tao
-
Patent number: 6656847Abstract: The invention provides a method for etching silicon nitride selective to titanium silicide and fabricating multi-level contact openings on a quartermicron device using a two step etch process. The process begins by providing a substrate having thereover a silicon nitride hard mask at one level and a titanium silicide layer at another level wherein the silicon nitride hard mask and the titanium silicide region have an oxide layer thereover. In a first etch step, the oxide layer is patterned to form a first contact opening and a second contact opening. The first contact opening stops on the silicon nitride hard mask and the second contact opening stops on the titanium silicide region. In a second etch step the silicon nitride hard mask is etched through in the first contact opening using an etch selective to titanium silicide. The etch comprises CH2F2 and O2 at a ratio of CH2F2 to O2 of between about 2 and 4.Type: GrantFiled: November 1, 1999Date of Patent: December 2, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Huan Just Lin, Chia-Shiung Tsai
-
Publication number: 20030148619Abstract: A method for using an isotropic wet etching process chemical process for trimming semiconductor feature sizes with improved critical dimension control including providing a hard mask overlying a substrate included in a semiconductor wafer said hard mask patterned for masking a portion of the substrate for forming a semiconductor feature according to an anisotropic plasma etching process; isotropically wet etching the hard mask to reduce a dimension of the hard mask prior to carrying out the anisotropic plasma etching process; and, anisotropically plasma etching a portion of the substrate not covered by the hard mask to form the semiconductor feature.Type: ApplicationFiled: February 7, 2002Publication date: August 7, 2003Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ming-Huan Tsai, Ming-Jie Huang, Huan-Just Lin, Hun-Jan Tao
-
Patent number: 6590344Abstract: A gas distribution system for improving asymmetric etching and deposition control over a substrate diameter in a plasma reactor including a plasma reactor chamber further including a substrate holder for holding a substrate surface disposed in a lower portion of said plasma reactor; at least one gas distributor disposed within the plasma reactor chamber for distributing reactant gases where at least one gas distributor including a plurality of gas feed zones in communication with at least one gas source for selectively delivering a gas flow independently to at least one of the plurality of gas feed zones.Type: GrantFiled: November 20, 2001Date of Patent: July 8, 2003Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shun-Jan Tao, Huan-Just Lin, Mong-Song Liang
-
Publication number: 20030094903Abstract: A gas distribution system for improving asymmetric etching and deposition control over a substrate diameter in a plasma reactor including a plasma reactor chamber further comprising a substrate holder for holding a substrate surface disposed in a lower portion of said plasma reactor; at least one gas distributor disposed within the plasma reactor chamber for distributing reactant gases said at least one gas distributor including a plurality of gas feed zones in communication with at least one gas source for selectively delivering a gas flow independently to at least one of the plurality of gas feed zones.Type: ApplicationFiled: November 20, 2001Publication date: May 22, 2003Applicant: Taiwan Semiconductor Manufacturing Co., LtdInventors: Jhun-jan Tao, Huan-Just Lin, Mong-Song Liang
-
Patent number: 6503848Abstract: A method is disclosed for smoothing the top surface of a layer of polysilicon which, as deposited, has a rough top surface due to the formation of polysilicon grains. A polymer, such as CxFyBrz, is deposited using chemical vapor deposition. The polymer layer has a thickness large enough so that the top surface of the polymer is at least a critical distance above the peaks of the grains on the top surface of the layer of polysilicon. The layer of polymer and part of the layer of polysilicon are then etched away using an etch back method which etches the polymer and polysilicon at the same etch rate. This results in a layer of polysilicon having a smooth top surface and the same thickness over the entire layer of polysilicon.Type: GrantFiled: November 20, 2001Date of Patent: January 7, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Bor-Wen Chan, Yuan-Hung Chiu, Huan-Just Lin, Hun-Jan Tao
-
Patent number: 6365325Abstract: A method for fabricating a microelectronic layer. There is first provided a substrate. There is then formed over the substrate a target layer. There is then formed upon the target layer a patterned photoresist layer which defines a first aperture, where the first aperture has a first aperture width which exposes a first portion of the target layer. There is then reflowed thermally the patterned photoresist layer to form a reflowed patterned photoresist layer which defines a substantially straight sided second aperture. The second aperture has a second aperture width less than the first aperture width, and the second aperture thus exposes a second portion of the blanket target layer of areal dimension less than the first portion of the blanket target layer. Finally, there is then fabricated the target layer to form a fabricated target layer while employing the reflowed patterned photoresist layer as a mask layer.Type: GrantFiled: February 10, 1999Date of Patent: April 2, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Min-Hsiung Chiang, Huan-Just Lin, James Cheng-Ming Wu, Cheng-Tung Lin
-
Patent number: 6333271Abstract: A plasma etch method for plasma etch processing a microelectronic layer formed over a substrate, comprises a two step plasma etch method. Within a first step, the microelectronic layer is etched while employing a first plasma etch method employing a first detection apparatus optimized to measure a thickness of the microelectronic layer. The first detection apparatus controls the first plasma etch method to stop prior to reaching the substrate to thus form from the microelectronic layer a partially etched microelectronic layer. Within a second step, the partially etched microelectronic layer is etched while employing a second plasma etch method employing a second detection apparatus optimized to detect the substrate. The second detection apparatus controls the second etch method to stop on the substrate when etching the partially etched microelectronic layer to form a completely etched microelectronic layer.Type: GrantFiled: March 29, 2001Date of Patent: December 25, 2001Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yuan Hung Chiu, Yu-I Wang, Hun-Jan Tao, Huan Just Lin
-
Patent number: 6242362Abstract: The present invention provides a method of fabricating a vertical hard mask/conductive pattern profile. The process begins by forming a polysilicon or more preferably a polysilicon and silicide conductive layer over a semiconductor substrate. A silicon oxynitride hard mask layer is formed over the conductive layer. The silicon oxynitride hard mask layer is patterned to form a hard mask pattern. The conductive layer is patterned to form a conductive pattern using Cl2/He—O2/N2 etch chemistry, thereby forming a hard mask/conductive pattern profile that is vertical.Type: GrantFiled: August 4, 1999Date of Patent: June 5, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jen-Cheng Liu, Huan-Just Lin, Chia-Shiung Tsai, Yung-Kuan Hsaio
-
Patent number: 6235440Abstract: The invention is a process for reducing variations in CD from wafer to wafer. It begins by increasing all line widths in the original pattern data file by a fixed amount that is sufficient to ensure that all lines will be wider than the lowest acceptable CD value. Using a reticle generated from this modified data file, the pattern is formed in photoresist and the resulting CD value is determined. If this turns out be outside (above) the acceptable CD range, the amount of deviation from the ideal CD value is determined and fed into suitable software that calculates the control parameters (usually time) for an ashing routine. After ashing, the lines will have been reduced in width by the amount necessary to obtain the correct CD. A fringe benefit of this trimming process is that edge roughness of the photoresist lines is reduced and line feet are removed.Type: GrantFiled: November 12, 1999Date of Patent: May 22, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Hun-Jan Tao, Huan-Just Lin, Fang-Cheng Chen
-
Patent number: 6174818Abstract: A process is described for forming very narrow polysilicon gate lines for use as gate electrodes in FETs. The process uses a consumable hard mask of silicon oxynitride covered by a thin layer of silicon oxide during the etching of the polysilicon. The thicknesses of the two layers that make up the hard mask are chosen so that the structure also serves as an ARC for the photoresist coating immediately above it. A relatively thin layer of the latter is used in order to improve resolution. After the photoresist has been patterned it may be trimmed or it may be removed and re-formed, since the silicon oxide layer provides protection for the underlying silicon oxynitride. After the hard mask has been formed, all photoresist is removed and the polysilicon is etched. During etching there is simultaneous removal of the silicon oxide layer and part of the silicon oxynitride as well.Type: GrantFiled: November 19, 1999Date of Patent: January 16, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Hun-Jan Tao, Huan-Just Lin, Hung-Chang Hsieh, Chu-Yun Fu, Ying-Ying Wang, Chia-Shiung Tsai, Fang-Cheng Chen
-
Patent number: 6140218Abstract: The present invention provides a method of fabricating a T-shaped hard mask/conductive pattern profile and a process of etching a self-aligned contact opening using a T-shaped hard mask/conductive pattern profile to improve the self-aligned contact isolation. The process begins by forming a polysilicon or more preferably a polysilicon/silicide conductive layer over a semiconductor substrate. A silicon oxynitride hard mask layer is formed over the conductive layer. The silicon oxynitride hard mask layer is patterned to form a hard mask pattern. The conductive layer is patterned to form a conductive pattern in a three step etch using Cl.sub.2 and HBr chemistry. The silicon oxynitride hard mask releases oxygen during the conductive layer etch resulting in a T-shaped hard mask/conductive pattern profile (e.g. the width of the hard mask is greater than the width of the conductive pattern after etching).Type: GrantFiled: June 10, 1999Date of Patent: October 31, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jen-Cheng Liu, Li-Chih Chao, Huan-Just Lin, Yung-Kuan Hsiao