Patents by Inventor Hugo Santiago Carrer
Hugo Santiago Carrer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180102850Abstract: A receiver (e.g., for a 10 G fiber communications link) includes an interleaved ADC coupled to a multi-channel equalizer that can provide different equalization for different ADC channels within the interleaved ADC. That is, the multi-channel equalizer can compensate for channel-dependent impairments. In one approach, the multi-channel equalizer is a feedforward equalizer (FFE) coupled to a Viterbi decorder, for example, a sliding block Viterbi decoder (SBVD); and the FFE and/or the channel estimator for the Viterbi decoder are adapted using the LMS algorithm.Type: ApplicationFiled: December 12, 2017Publication date: April 12, 2018Inventors: Oscar Ernesto AGAZZI, Diego Ernesto CRIVELLI, Hugo Santiago CARRER, Mario Rafael HUEDA, German Cesar Augusto LUNA, Carl GRACE
-
Publication number: 20180062760Abstract: A transceiver for fiber optic communications. The transceiver can include a transmitter module having a transmitter host interface configured to receive an input host signal; a transmitter framer configured to frame the input host signal and to generate a framed host signal; and a transmitter coder configured to encode the framed host signal to generate an encoded host signal for transmission over a communication channel. The transceiver can also include a receiver module having a bulk chromatic dispersion, fiber length estimation, and coarse carrier recovery circuit configured to equalize a digital input ingress signal to generate an equalized ingress signal; a receiver framer configured to frame the equalized ingress signal to generate a framed ingress signal; and a receiver host interface configured to output the framed ingress signal. The receiver host interface is compatible with a framing protocol of the receiver framer.Type: ApplicationFiled: November 1, 2017Publication date: March 1, 2018Inventors: Diego Ernesto CRIVELLI, Mario Rafael HUEDA, Hugo Santiago CARRER, Jeffrey ZACHAN, Vadim GUTNIK, Martin Ignacio DEL BARCO, Ramiro Rogelio LOPEZ, Shih Cheng WANG, Geoffrey O. HATCHER, Jorge Manuel FINOCHIETTO, Michael YEO, Andre CHARTRAND, Norman L. SWENSON, Paul VOOIS, Oscar Ernesto AGAZZI
-
Publication number: 20180041287Abstract: A receiver for fiber optic communications.Type: ApplicationFiled: October 17, 2017Publication date: February 8, 2018Inventors: Oscar Ernesto AGAZZI, Diego Ernesto CRIVELLI, Hugo Santiago CARRER, Mario Rafael HUEDA, Martin Ignacio DEL BARCO, Pablo GIANNI, Ariel POLA, Elvio Adrian SERRANO, Alfredo Javier TADDEI, Mario Alejandro CASTRILLON, Martin SERRA, Ramiro MATTEODA
-
Patent number: 9882648Abstract: A receiver (e.g., for a 10G fiber communications link) includes an interleaved ADC coupled to a multi-channel equalizer that can provide different equalization for different ADC channels within the interleaved ADC. That is, the multi-channel equalizer can compensate for channel-dependent impairments. In one approach, the multi-channel equalizer is a feedforward equalizer (FFE) coupled to a Viterbi decoder, for example a sliding block Viterbi decoder (SBVD); and the FFE and/or the channel estimator for the Viterbi decoder are adapted using the LMS algorithm.Type: GrantFiled: December 21, 2016Date of Patent: January 30, 2018Assignee: INPHI CORPORATIONInventors: Oscar Ernesto Agazzi, Diego Ernesto Crivelli, Hugo Santiago Carrer, Mario Rafael Hueda, German Cesar Augusto Luna, Carl Grace
-
Patent number: 9876583Abstract: A timing recovery system generates a sampling clock to synchronize sampling of a receiver to a symbol rate of an incoming signal. The input signal is received over an optical communication channel. The receiver generates a timing matrix representing coefficients of a timing tone detected in the input signal. The timing tone representing frequency and phase of a symbol clock of the input signal and has a non-zero timing tone energy. The receiver computes a rotation control signal based on the timing matrix that represents an amount of accumulated phase shift in the input signal relative to the sampling clock. A numerically controlled oscillator is controlled to adjust at least one of the phase and frequency of the sampling clock based on the rotation control signal.Type: GrantFiled: June 14, 2017Date of Patent: January 23, 2018Assignee: INPHI CORPORATIONInventors: Mario Rafael Hueda, Mauro M. Bruni, Federico Nicolas Paredes, Hugo Santiago Carrer, Diego Ernesto Crivelli, Oscar Ernesto Agazzi, Norman L. Swenson, Seyedmohammadreza Motaghiannezam
-
Patent number: 9838140Abstract: A transceiver for fiber optic communications.Type: GrantFiled: May 16, 2017Date of Patent: December 5, 2017Assignee: INPHI CORPORATIONInventors: Diego Ernesto Crivelli, Mario Rafael Hueda, Hugo Santiago Carrer, Jeffrey Zachan, Vadim Gutnik, Martin Ignacio del Barco, Ramiro Rogelio Lopez, Shih Cheng Wang, Geoffrey O. Hatcher, Jorge Manuel Finochietto, Michael Yeo, Andre Chartrand, Norman L. Swenson, Paul Voois, Oscar Ernesto Agazzi
-
Patent number: 9825711Abstract: A receiver for fiber optic communications.Type: GrantFiled: July 8, 2016Date of Patent: November 21, 2017Assignee: INPHI CORPORATIONInventors: Oscar Ernesto Agazzi, Diego Ernesto Crivelli, Hugo Santiago Carrer, Mario Rafael Hueda, Martin Ignacio del Barco, Pablo Gianni, Ariel Pola, Elvio Adrian Serrano, Alfredo Javier Taddei, Mario Alejandro Castrillon, Martin Serra, Ramiro Matteoda
-
Publication number: 20170317759Abstract: A coherent receiver comprises an ingress signal path having an ingress line-side interface, and an ingress host-side interface. The ingress signal path is configured to receive an analog signal vector at the ingress line-side interface, to demodulate the analog signal vector, and to output a digital data signal Fat the ingress host-side interface. The coherent receiver also comprises clock and timing circuitry configured to receive a single reference clock signal and to provide a plurality of modified ingress path clock signals to different components of the ingress signal path, the plurality of modified ingress path clock signals derived from the single reference clock signal and the plurality of modified ingress path clock signals having different clock rates. The receiver, transmitter, or transceiver can operate in a plurality of programmable operating modes to accommodate different modulation/de-modulation schemes, error correction code schemes, framing/mapping protocols, or other programmable features.Type: ApplicationFiled: July 12, 2017Publication date: November 2, 2017Inventors: Oscar Ernesto AGAZZI, Diego Ernesto CRIVELLI, Paul VOOIS, Ramiro Rogelio LOPEZ, Jorge Manuel FINOCHIETTO, Norman L. SWENSON, Mario Rafael HUEDA, Hugo Santiago CARRER, Vadim GUTNIK, Adrián Ulises MORALES, Martin Ignacio DEL BARCO, Martin Carlos ASINARI, Federico Nicolas PAREDES, Alfredo Javier TADDEI, Mauro Marcelo BRUNI, Damian Alfonso MORERO, Facundo Abel Alcides RAMOS, María Laura FERSTER, Elvio Adrian SERRANO, Pablo Gustavo QUIROGA, Roman Antonio ARENAS, Matias German SCHNIDRIG, Alejandro Javier SCHWOYKOSKI
-
Publication number: 20170302385Abstract: A timing recovery system generates a sampling clock to synchronize sampling of a receiver to a symbol rate of an incoming signal. The input signal is received over an optical communication channel. The receiver generates a timing matrix representing coefficients of a timing tone detected in the input signal. The timing tone representing frequency and phase of a symbol clock of the input signal and has a non-zero timing tone energy. The receiver computes a rotation control signal based on the timing matrix that represents an amount of accumulated phase shift in the input signal relative to the sampling clock. A numerically controlled oscillator is controlled to adjust at least one of the phase and frequency of the sampling clock based on the rotation control signal.Type: ApplicationFiled: June 14, 2017Publication date: October 19, 2017Inventors: Mario Rafael HUEDA, Mauro M. BRUNI, Federico Nicolas PAREDES, Hugo Santiago CARRER, Diego Ernesto CRIVELLI, Oscar Ernesto AGAZZI, Norman L. SWENSON, Seyedmohammadreza MOTAGHIANNEZAM
-
Patent number: 9735881Abstract: A coherent receiver comprises an ingress signal path having an ingress line-side interface, and an ingress host-side interface. The ingress signal path is configured to receive an analog signal vector at the ingress line-side interface, to demodulate the analog signal vector, and to output a digital data signal at the ingress host-side interface. The coherent receiver also comprises clock and timing circuitry configured to receive a single reference clock signal and to provide a plurality of modified ingress path clock signals to different components of the ingress signal path, the plurality of modified ingress path clock signals derived from the single reference clock signal and the plurality of modified ingress path clock signals having different clock rates. The receiver, transmitter, or transceiver can operate in a plurality of programmable operating modes to accommodate different modulation/de-modulation schemes, error correction code schemes, framing/mapping protocols, or other programmable features.Type: GrantFiled: May 6, 2016Date of Patent: August 15, 2017Assignee: INPHI CORPORATIONInventors: Oscar Ernesto Agazzi, Diego Ernesto Crivelli, Paul Voois, Ramiro Rogelio Lopez, Jorge Manuel Finochietto, Norman L. Swenson, Mario Rafael Hueda, Hugo Santiago Carrer, Vadim Gutnik, Adrián Ulises Morales, Martin Ignacio del Barco, Martin Carlos Asinari, Federico Nicolas Paredes, Alfredo Javier Taddei, Mauro M. Bruni, Damian Alfonso Morero, Facundo Abel Alcides Ramos, María Laura Ferster, Elvio Adrian Serrano, Pablo Gustavo Quiroga, Roman Antonio Arenas, Matias German Schnidrig, Alejandro Javier Schwoykoski
-
Publication number: 20170214468Abstract: A receiver (e.g., for a 10G fiber communications link) includes an interleaved ADC coupled to a multi-channel equalizer that can provide different equalization for different ADC channels within the interleaved ADC. That is, the multi-channel equalizer can compensate for channel-dependent impairments. In one approach, the multi-channel equalizer is a feedforward equalizer (FFE) coupled to a Viterbi decoder, for example a sliding block Viterbi decoder (SBVD); and the FFE and/or the channel estimator for the Viterbi decoder are adapted using the LMS algorithm.Type: ApplicationFiled: December 21, 2016Publication date: July 27, 2017Inventors: Oscar Ernesto Agazzi, Diego Ernesto Crivelli, Hugo Santiago Carrer, Mario Rafael Hueda, German Cesar Augusto Luna, Carl Grace
-
Patent number: 9712253Abstract: A timing recovery system generates a sampling clock to synchronize sampling of a receiver to a symbol rate of an incoming signal. The input signal is received over an optical communication channel. The receiver generates a timing matrix representing coefficients of a timing tone detected in the input signal. The timing tone representing frequency and phase of a symbol clock of the input signal and has a non-zero timing tone energy. The receiver computes a rotation control signal based on the timing matrix that represents an amount of accumulated phase shift in the input signal relative to the sampling clock. A numerically controlled oscillator is controlled to adjust at least one of the phase and frequency of the sampling clock based on the rotation control signal.Type: GrantFiled: September 29, 2015Date of Patent: July 18, 2017Assignee: INPHI CORPORATIONInventors: Mario Rafael Hueda, Mauro M. Bruni, Federico Nicolas Paredes, Hugo Santiago Carrer, Diego Ernesto Crivelli, Oscar Ernesto Agazzi, Norman L. Swenson, Seyedmohammadreza Motaghiannezam
-
Patent number: 9673910Abstract: A transceiver for fiber optic communications.Type: GrantFiled: February 23, 2015Date of Patent: June 6, 2017Assignee: Clariphy Communications, Inc.Inventors: Diego Ernesto Crivelli, Mario Rafael Hueda, Hugo Santiago Carrer, Jeffrey Zachan, Vadim Gutnik, Martin Ignacio del Barco, Shih Cheng Wang, Geoffrey O. Hatcher, Jorge Manuel Finochietto, Michael Yeo, Andre Chartrand, Norman L. Swenson, Paul Voois, Oscar Ernesto Agazzi, Ramiro Rogelio Lopez
-
Patent number: 9531475Abstract: A receiver (e.g., for a 10G fiber communications link) includes an interleaved ADC coupled to a multi-channel equalizer that can provide different equalization for different ADC channels within the interleaved ADC. That is, the multi-channel equalizer can compensate for channel-dependent impairments. In one approach, the multi-channel equalizer is a feedforward equalizer (FFE) coupled to a Viterbi decoder, for example a sliding block Viterbi decoder (SBVD); and the FFE and/or the channel estimator for the Viterbi decoder are adapted using the LMS algorithm.Type: GrantFiled: September 8, 2014Date of Patent: December 27, 2016Assignee: ClariPhy Communications, Inc.Inventors: Oscar Ernesto Agazzi, Diego Ernesto Crivelli, Hugo Santiago Carrer, Mario Rafael Hueda, German Cesar Augusto Luna, Carl Grace
-
Patent number: 9391715Abstract: A receiver for fiber optic communications.Type: GrantFiled: June 20, 2014Date of Patent: July 12, 2016Assignee: ClariPhy Communications, Inc.Inventors: Oscar Ernesto Agazzi, Diego Ernesto Crivelli, Hugo Santiago Carrer, Mario Rafael Hueda, Martin Ignacio del Barco, Pablo Gianni, Ariel Pola, Elvio Adrian Serrano, Alfredo Javier Taddei, Mario Alejandro Castrillon, Martin Serra, Ramiro Matteoda
-
Patent number: 9337934Abstract: A coherent receiver comprises an ingress signal path having an ingress line-side interface, and an ingress host-side interface. The ingress signal path is configured to receive an analog signal vector at the ingress line-side interface, to demodulate the analog signal vector, and to output a digital data signal at the ingress host-side interface. The coherent receiver also comprises clock and timing circuitry configured to receive a single reference clock signal and to provide a plurality of modified ingress path clock signals to different components of the ingress signal path, the plurality of modified ingress path clock signals derived from the single reference clock signal and the plurality of modified ingress path clock signals having different clock rates. The receiver, transmitter, or transceiver can operate in a plurality of programmable operating modes to accommodate different modulation/de-modulation schemes, error correction code schemes, framing/mapping protocols, or other programmable features.Type: GrantFiled: November 29, 2013Date of Patent: May 10, 2016Assignee: ClariPhy Communications, Inc.Inventors: Oscar Ernesto Agazzi, Diego Ernesto Crivelli, Paul Voois, Ramiro Rogelio Lopez, Jorge Manuel Finochietto, Norman L. Swenson, Mario Rafael Hueda, Hugo Santiago Carrer, Vadim Gutnik, Ulises Morales, Martin Ignacio del Barco, Martin Carlos Asinari, Federico Nicolas Paredes, Alfredo Javier Taddei, Mauro M. Bruni, Damian Alfonso Morero, Facundo Abel Alcides Ramos, Laura Maria Ferster, Elvio Adrian Serrano, Pablo Gustavo Quiroga, Roman Antonio Arenas, Matias German Schnidrig, Alejandro Javier Schwoykoski
-
Patent number: 9225433Abstract: A receiver architecture and method performs timing recovery in the presence of differential group delay (DGD) (caused, for example, by polarization mode dispersion). A matrix-based linear transformation is applied to the polarization components of a signal received over the optical fiber channel that mitigates or eliminates the effects of the differential group delay. Timing recovery can then be performed on the transformed signal to recover a clock signal. Beneficially, the described technique can recover timing information even in half-baud DGD channels. Furthermore, latency and computational load can be minimized.Type: GrantFiled: August 24, 2012Date of Patent: December 29, 2015Assignee: ClariPhy Communications, Inc.Inventors: Mario Rafael Hueda, Hugo Santiago Carrer, Diego Ernesto Crivelli, Oscar Ernesto Agazzi, Norman L. Swenson
-
Patent number: 9178625Abstract: A timing recovery system generates a sampling clock to synchronize sampling of a receiver to a symbol rate of an incoming signal. The input signal is received over an optical communication channel. The receiver generates a timing matrix representing coefficients of a timing tone detected in the input signal. The timing tone representing frequency and phase of a symbol clock of the input signal and has a non-zero timing tone energy. The receiver computes a rotation control signal based on the timing matrix that represents an amount of accumulated phase shift in the input signal relative to the sampling clock. A numerically controlled oscillator is controlled to adjust at least one of the phase and frequency of the sampling clock based on the rotation control signal.Type: GrantFiled: December 3, 2013Date of Patent: November 3, 2015Assignee: ClariPhy Communications Inc.Inventors: Mario Rafael Hueda, Mauro M. Bruni, Federico Nicolas Paredes, Hugo Santiago Carrer, Diego Ernesto Crivelli, Oscar Ernesto Agazzi, Norman L. Swenson, Seyedmohammadreza Motaghiannezam
-
Patent number: 9077572Abstract: A receiver applies a calibration method to compensate for skew between input channels. The receiver skew is estimated by observing the coefficients of an adaptive equalizer which adjusts the coefficients based on time-varying properties of the multi-channel input signal. The receiver skew is compensated by programming the phase of the sampling clocks for the different channels. Furthermore, during real-time operation of the receiver, channel diagnostics is performed to automatically estimate differential group delay and/or other channel characteristics based on the equalizer coefficients using a frequency averaging or polarization averaging approach. Framer information can furthermore be utilized to estimate differential group delay that is an integer multiple of the symbol rate. Additionally, a DSP reset may be performed when substantial signal degradation is detected based on the channel diagnostics information.Type: GrantFiled: January 17, 2013Date of Patent: July 7, 2015Assignee: ClariPhy Communications, Inc.Inventors: Mario Rafael Hueda, Alfredo Taddei, Diego Ernesto Crivelli, Hugo Santiago Carrer, Oscar Ernesto Agazzi, Norman L. Swenson, Thomas A. Lindsay, Jinwoo Cho, Daniel Tauber
-
Patent number: 9036751Abstract: A receiver applies a calibration method to compensate for skew between input channels. The receiver skew is estimated by observing the coefficients of an adaptive equalizer which adjusts the coefficients based on time-varying properties of the multi-channel input signal. The receiver skew is compensated by programming the phase of the sampling clocks for the different channels. Furthermore, during real-time operation of the receiver, channel diagnostics is performed to automatically estimate differential group delay and/or other channel characteristics based on the equalizer coefficients using a frequency averaging or polarization averaging approach. Framer information can furthermore be utilized to estimate differential group delay that is an integer multiple of the symbol rate. Additionally, a DSP reset may be performed when substantial signal degradation is detected based on the channel diagnostics information.Type: GrantFiled: January 17, 2013Date of Patent: May 19, 2015Assignee: ClariPhy Communications, Inc.Inventors: Shih Cheng Wang, Martin Serra, Cesar Sanchez Peñak, Mario Rafael Hueda, Alfredo Taddei, Diego Ernesto Crivelli, Hugo Santiago Carrer, Oscar Ernesto Agazzi