Patents by Inventor Hung-Yu Lee
Hung-Yu Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240120325Abstract: A stacked package structure and a manufacturing method thereof are provided. The stacked package structure includes an upper redistribution layer, a first chip, and an upper molding layer. The first chip is disposed on the upper redistribution layer and is electrically connected to the upper redistribution layer. The upper molding layer is disposed on the first chip and the upper redistribution layer, and is configured to package the first chip. The upper molding layer includes a recess, the recess is recessed relative to a surface of the upper molding layer away from the upper redistribution layer, and the recess is circumferentially formed around a periphery of the upper molding layer.Type: ApplicationFiled: May 31, 2023Publication date: April 11, 2024Applicant: POWERTECH TECHNOLOGY INC.Inventors: Pei-chun TSAI, Hung-hsin HSU, Shang-yu CHANG CHIEN, Chia-ling LEE
-
Patent number: 11946569Abstract: An actuating and sensing module is disclosed and includes a bottom plate, a gas pressure sensor, a thin gas transportation device and a cover plate. The bottom plate includes a pressure relief orifice, a discharging orifice and a communication orifice. The gas pressure sensor is disposed on the bottom plate and seals the communication orifice. The thin gas transportation device is disposed on the bottom plate and seals the pressure relief orifice and the discharging orifice. The cover plate is disposed on the bottom plate and covers the gas pressure sensor and the thin gas-transportation device. The cover plate includes an intake orifice. The thin gas transportation device is driven to inhale gas through the intake orifice, the gas is then discharged through the discharging orifice by the thin gas transportation device, and a pressure change of the gas is sensed by the gas pressure sensor.Type: GrantFiled: April 19, 2021Date of Patent: April 2, 2024Assignee: MICROJET TECHNOLOGY CO., LTD.Inventors: Hao-Jan Mou, Shih-Chang Chen, Jia-Yu Liao, Hung-Hsin Liao, Chung-Wei Kao, Chi-Feng Huang, Yung-Lung Han, Chang-Yen Tsai, Wei-Ming Lee
-
Publication number: 20240106104Abstract: An electronic device includes a device body and an antenna module disposed in the device body and including a conductive structure and a coaxial cable including a core wire, a shielding layer wrapping the core wire, and an outer jacket wrapping the shielding layer. The conductive structure includes a structure body and a slot formed on the structure body and penetrating the structure body in a thickness direction of the structure body. A section of the shielding layer extends from the outer jacket and is connected to the structure body. A physical portion of the structure body and the section of the shielding layer are respectively located on two opposite sides of the slot in a width direction of the slot. A section of the core wire extends from the section of the shielding layer and overlaps the slot and the physical portion in the thickness direction.Type: ApplicationFiled: September 8, 2023Publication date: March 28, 2024Applicant: COMPAL ELECTRONICS, INC.Inventors: Hung-Yu Yeh, Shih-Chia Liu, Yen-Hao Yu, Li-Chun Lee, Chih-Heng Lin, Jui-Hung Lai
-
Patent number: 11176992Abstract: The present disclosure discloses a memory write operation apparatus to perform write operation on a selected memory unit coupled to two bit lines that includes a coupling capacitor, a charge sharing circuit, a write operation driving circuit, a charging circuit and a negative voltage coupling circuit. The charge sharing circuit electrically couples a first terminal of the coupling capacitor and a first bit line to receive charges therefrom to perform charging. The negative voltage coupling circuit electrically couples the first terminal of the coupling capacitor to a ground terminal during a negative voltage generation time period such that a second terminal of the coupling capacitor couples a negative voltage to the first bit line to perform write operation.Type: GrantFiled: November 2, 2020Date of Patent: November 16, 2021Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Hung-Yu Lee
-
Patent number: 11170840Abstract: An SRAM write assist device includes: a power circuit supplying power to an SRAM-cells column and then stopping supplying power to make the voltage of a power-receiving terminal of the SRAM-cells column floating; a write driving circuit coupling a bit line of the SRAM-cells column with a ground terminal according to a data signal in a write drive phase; a charge sharing circuit coupling the power-receiving terminal with the first terminal of a capacitor to lower this terminal's floating voltage by charge sharing in a charge sharing phase; a charging circuit including a switch turned on to charge the capacitor with an operating voltage in a charge phase; and a negative-voltage coupling circuit including the capacitor whose first and second terminals are coupled to a ground terminal and the bit line respectively to lower the voltage of the bit line by charge sharing in a negative-voltage generation phase.Type: GrantFiled: January 14, 2021Date of Patent: November 9, 2021Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Hung-Yu Lee
-
Publication number: 20210343326Abstract: An SRAM write assist device includes: a power circuit supplying power to an SRAM-cells column and then stopping supplying power to make the voltage of a power-receiving terminal of the SRAM-cells column floating; a write driving circuit coupling a bit line of the SRAM-cells column with a ground terminal according to a data signal in a write drive phase; a charge sharing circuit coupling the power-receiving terminal with the first terminal of a capacitor to lower this terminal's floating voltage by charge sharing in a charge sharing phase; a charging circuit including a switch turned on to charge the capacitor with an operating voltage in a charge phase; and a negative-voltage coupling circuit including the capacitor whose first and second terminals are coupled to a ground terminal and the bit line respectively to lower the voltage of the bit line by charge sharing in a negative-voltage generation phase.Type: ApplicationFiled: January 14, 2021Publication date: November 4, 2021Inventor: HUNG-YU LEE
-
Publication number: 20210134354Abstract: The present disclosure discloses a memory write operation apparatus to perform write operation on a selected memory unit coupled to two bit lines that includes a coupling capacitor, a charge sharing circuit, a write operation driving circuit, a charging circuit and a negative voltage coupling circuit. The charge sharing circuit electrically couples a first terminal of the coupling capacitor and a first bit line to receive charges therefrom to perform charging. The negative voltage coupling circuit electrically couples the first terminal of the coupling capacitor to a ground terminal during a negative voltage generation time period such that a second terminal of the coupling capacitor couples a negative voltage to the first bit line to perform write operation.Type: ApplicationFiled: November 2, 2020Publication date: May 6, 2021Inventor: HUNG-YU LEE
-
Patent number: 9626007Abstract: An image detecting method, comprising: controlling a synchronizing controller to transmit a first activating signal to a light source controller; controlling the light source controller to control at least one light source to generate a predetermined radiating pattern, and controlling the light source controller to transmit back a first responding signal to the synchronizing controller when the light source controller receives the first activating signal; and controlling an image sensor to start an image detecting when the synchronizing controller receives the first responding signal.Type: GrantFiled: March 14, 2013Date of Patent: April 18, 2017Assignee: PixArt Imaging Inc.Inventors: Chia-Cheun Liang, Wen-Yu Yang, Chao-Chien Huang, Chi-Yang Huang, Hung-Yu Lee, Ming-Tsan Kao
-
Patent number: 9444987Abstract: An interactive imaging system includes an image system and a remote controller. The image system includes at least one reference beacon, a receiving unit and a host. The at least one reference beacon emits light in an emission pattern. The receiving unit is configured to receive a packet data. The host controls an enable time of the at least one reference beacon according to the packet data. The remote controller includes an image sensor and a transmission unit. The image sensor captures the light emitted from the at least one reference beacon at a sampling period. The transmission unit sends the packet data corresponding to the sampling period of the image sensor.Type: GrantFiled: June 28, 2013Date of Patent: September 13, 2016Assignee: PIXART IMAGING INCInventors: Chia-Cheun Liang, Chao-Chien Huang, Chi-Yang Huang, Wen-Yu Yang, Hung-Yu Lee
-
Patent number: 9384836Abstract: This disclosure provides a content addressable memory which includes: a data memory cell for storing a data bit; a mask memory cell for storing a mask bit; and a comparing and readout unit connected to at least one read word line for receiving at least one read word signal, connected to at least one function bit line for receiving a search bit signal, and connected to the data memory cell and the mask memory cell for receiving the data bit and the mask bit; wherein the data memory cell is connected to a data-use write word line for receiving a data-use write word signal, the mask memory cell is connected to a mask-use write word line for receiving a mask-use write word signal, so as to decide whether a write bit signal can be written into the data bit and the mask bit through a pair of write bit lines.Type: GrantFiled: November 14, 2014Date of Patent: July 5, 2016Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Hung-Yu Lee, Chien-Yuan Pao
-
Publication number: 20150138861Abstract: This disclosure provides a content addressable memory which includes: a data memory cell for storing a data bit; a mask memory cell for storing a mask bit; and a comparing and readout unit connected to at least one read word line for receiving at least one read word signal, connected to at least one function bit line for receiving a search bit signal, and connected to the data memory cell and the mask memory cell for receiving the data bit and the mask bit; wherein the data memory cell is connected to a data-use write word line for receiving a data-use write word signal, the mask memory cell is connected to a mask-use write word line for receiving a mask-use write word signal, so as to decide whether a write bit signal can be written into the data bit and the mask bit through a pair of write bit lines.Type: ApplicationFiled: November 14, 2014Publication date: May 21, 2015Inventors: HUNG-YU LEE, CHIEN-YUAN PAO
-
Publication number: 20140028552Abstract: An image detecting method, comprising: controlling a synchronizing controller to transmit a first activating signal to a light source controller; controlling the light source controller to control at least one light source to generate a predetermined radiating pattern, and controlling the light source controller to transmit back a first responding signal to the synchronizing controller when the light source controller receives the first activating signal; and controlling an image sensor to start an image detecting when the synchronizing controller receives the first responding signal.Type: ApplicationFiled: March 14, 2013Publication date: January 30, 2014Applicant: PixArt Imaging Inc.Inventors: Chia-Cheun Liang, Wen-Yu Yang, Chao-Chien Huang, Chi-Yang Huang, Hung-Yu Lee, Ming-Tsan Kao
-
Publication number: 20140015990Abstract: An interactive imaging system includes an image system and a remote controller. The image system includes at least one reference beacon, a receiving unit and a host. The at least one reference beacon emits light in an emission pattern. The receiving unit is configured to receive a packet data. The host controls an enable time of the at least one reference beacon according to the packet data. The remote controller includes an image sensor and a transmission unit. The image sensor captures the light emitted from the at least one reference beacon at a sampling period. The transmission unit sends the packet data corresponding to the sampling period of the image sensor.Type: ApplicationFiled: June 28, 2013Publication date: January 16, 2014Inventors: Chia-Cheun LIANG, Chao-Chien HUANG, Chi-Yang HUANG, Wen-Yu YANG, Hung-Yu LEE
-
Patent number: 8325512Abstract: SRAM writing system and related apparatus are provided. The writing system of the invention has a dummy replica writing circuit, a negative pulse controller and at least a normal writing circuit; each normal writing circuit includes a write driver and a negative pulse supplier. While writing, the dummy replica writing circuit drives a dummy replica bit-line, such that the negative pulse controller generates a negative pulse control signal according to level of the dummy replica bit-line. In each writing circuit, when the write driver conducts to connect an associated bit-line to a bias end for driving a level transition, the negative pulse supplier switches the bias end from an operation voltage to a different negative pulse voltage according to the received negative pulse control signal.Type: GrantFiled: March 24, 2011Date of Patent: December 4, 2012Assignee: Faraday Technology Corp.Inventors: Ching-Te Chuang, Wei-Chiang Shih, Hung-Yu Lee, Jihi-Yu Lin, Ming-Hsien Tu, Shyh-Jye Jou, Kun-Di Lee
-
Publication number: 20110235444Abstract: SRAM writing system and related apparatus are provided. The writing system of the invention has a dummy replica writing circuit, a negative pulse controller and at least a normal writing circuit; each normal writing circuit includes a write driver and a negative pulse supplier. While writing, the dummy replica writing circuit drives a dummy replica bit-line, such that the negative pulse controller generates a negative pulse control signal according to level of the dummy replica bit-line. In each writing circuit, when the write driver conducts to connect an associated bit-line to a bias end for driving a level transition, the negative pulse supplier switches the bias end from an operation voltage to a different negative pulse voltage according to the received negative pulse control signal.Type: ApplicationFiled: March 24, 2011Publication date: September 29, 2011Applicant: FARADAY TECHNOLOGY CORPORATIONInventors: Ching-Te Chuang, Wei-Chiang Shih, Hung-Yu Lee, Jihi-Yu Lin, Ming-Hsien Tu, Shyh-Jye Jou, Kun-Di Lee