Patents by Inventor Ichiro Kumata
Ichiro Kumata has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10360169Abstract: An asynchronous interface according to the disclosure includes: a transmission circuit that transmits, with data of W bits as one word, the data on the one-word basis, and transmits an REQ signal whose value differs by one bit per transmission of the data of one word; a reception circuit including a reception buffer having a reception buffer word count of n (n is an integer of 4 or more), in which the reception circuit receives the data on the one-word basis, and transmits an ACK signal whose value differs by one bit per reception of the data of one word; a data signal line that has a bit width of W, and transfers the data from the transmission circuit to the reception circuit; an REQ signal line that has a bit width of log2 (n) or more, and transfers the REQ signal from the transmission circuit to the reception circuit; and an ACK signal line that has a bit width of log2(n) or more, and transfers the ACK signal from the reception circuit to the transmission circuit.Type: GrantFiled: February 19, 2016Date of Patent: July 23, 2019Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventor: Ichiro Kumata
-
Patent number: 10025342Abstract: A control circuit of power gating of the present disclosure includes a control section that controls whether to perform power gating depending on a level of a clock signal for a logic circuit supplied with a power supply voltage through a power switch transistor, on the basis of a clock frequency of the clock signal.Type: GrantFiled: March 8, 2016Date of Patent: July 17, 2018Assignee: Sony CorporationInventor: Ichiro Kumata
-
Publication number: 20180074544Abstract: A control circuit of power gating of the present disclosure includes a control section that controls whether to perform power gating depending on a level of a clock signal for a logic circuit supplied with a power supply voltage through a power switch transistor, on the basis of a clock frequency of the clock signal.Type: ApplicationFiled: March 8, 2016Publication date: March 15, 2018Inventor: Ichiro Kumata
-
Publication number: 20180074991Abstract: An asynchronous interface according to the disclosure includes: a transmission circuit that transmits, with data of W bits as one word, the data on the one-word basis, and transmits an REQ signal whose value differs by one bit per transmission of the data of one word; a reception circuit including a reception buffer having a reception buffer word count of n (n is an integer of 4 or more), in which the reception circuit receives the data on the one-word basis, and transmits an ACK signal whose value differs by one bit per reception of the data of one word; a data signal line that has a bit width of W, and transfers the data from the transmission circuit to the reception circuit; an REQ signal line that has a bit width of log2(n) or more, and transfers the REQ signal from the transmission circuit to the reception circuit; and an ACK signal line that has a bit width of log2(n) or more, and transfers the ACK signal from the reception circuit to the transmission circuit.Type: ApplicationFiled: February 19, 2016Publication date: March 15, 2018Inventor: ICHIRO KUMATA
-
Patent number: 7683691Abstract: Disclosed herein is a clock supplying apparatus for supplying a clock to a digital circuit, including: a differential clock driver; a first clock line along which a first clock of a positive phase from the clock driver propagates; a second clock line along which a second clock of a reverse phase from the clock driver propagates; and a parallel resonance circuit of an inductor and a capacitor. The inductor of the parallel resonance circuit is connected at a first end to the first clock line and at a second end to the second clock line. The capacitor of the parallel resonance circuit is connected at a first electrode to the first clock line and at a second electrode to the second clock line.Type: GrantFiled: December 13, 2007Date of Patent: March 23, 2010Assignee: Sony CorporationInventor: Ichiro Kumata
-
Patent number: 7636001Abstract: A digital DLL circuit includes: a first register configured to hold a first delay specifying value to specify a delay of a rising edge side of a signal; a second register configured to hold a second delay specifying value to specify a delay of a falling edge side of a signal; and a digitally-controlled variable delay circuit configured to be allowed to individually control delays of a rise side and a fall side of a signal. The digital DLL circuit further includes a control circuit configured to implement control so that a rise-side delay and a fall-side delay by the variable delay circuit are kept at the first delay specifying value of the first register and the second delay specifying value of the second register, respectively.Type: GrantFiled: February 20, 2007Date of Patent: December 22, 2009Assignee: Sony CorporationInventor: Ichiro Kumata
-
Patent number: 7518423Abstract: A digital DLL circuit includes: a register configured to hold a delay target value; an oscillator; a first counter configured to count an external reference clock or an oscillation output from the oscillator; a second counter configured to count the oscillation output from the oscillator or the external reference clock in every measurement cycle determined by the first counter; and a digitally-controlled variable delay circuit. The DLL circuit further includes a control circuit configured to control the reset and activation of the first counter and the second counter, and control the stop of the first and second counters according to need, based on a count value of the first counter, the control circuit subjecting a count value of the second counter and the delay target value of the register to a digital arithmetic operation, and supplying the variable delay circuit with a result of the arithmetic operation as a delay control value.Type: GrantFiled: February 9, 2007Date of Patent: April 14, 2009Assignee: Sony CorporationInventor: Ichiro Kumata
-
Patent number: 7511544Abstract: A digital DLL circuit includes: a first register configured to hold a delay specifying value to specify a delay; a second register configured to specify a correction value for a gate delay inside an LSI; a digitally-controlled variable delay circuit; and a control circuit configured to produce a delay control value to implement control so that a delay by the variable delay circuit is kept at the delay specifying value of the first register. The digital DLL circuit further includes an adder circuit configured to add a gate delay correction value held by the second register to the delay control value output from the control circuit, and output a resultant value to a control input of the variable delay circuit.Type: GrantFiled: February 20, 2007Date of Patent: March 31, 2009Assignee: Sony CorporationInventor: Ichiro Kumata
-
Patent number: 7492192Abstract: A logic processing circuit including a plurality of flip-flop including a front stage flip-flop and a rear stage flip-flop, a logic gate circuit network adapted to process data stored in the front stage flip-flop, a result of the process being stored in the rear stage flip-flop, and switching means for switching between a power-on period and a power-off period, the power-on period being a period in which power is being provided to the logic gate circuit network, the power-on period corresponding to either a low-level state period of a clock signal or a high-level state period thereof, the power-off period being a period in which the power is being turned off, the power-off period corresponding to the state period other than the state period corresponding to the power-on period.Type: GrantFiled: August 22, 2006Date of Patent: February 17, 2009Assignee: Sony CorporationInventor: Ichiro Kumata
-
Publication number: 20080150606Abstract: Disclosed herein is a clock supplying apparatus for supplying a clock to a digital circuit, including: a differential clock driver; a first clock line along which a first clock of a positive phase from the clock driver propagates; a second clock line along which a second clock of a reverse phase from the clock driver propagates; and a parallel resonance circuit of an inductor and a capacitor. The inductor of the parallel resonance circuit is connected at a first end to the first clock line and at a second end to the second clock line. The capacitor of the parallel resonance circuit is connected at a first electrode to the first clock line and at a second electrode to the second clock line.Type: ApplicationFiled: December 13, 2007Publication date: June 26, 2008Applicant: Sony CorporationInventor: Ichiro Kumata
-
Publication number: 20070194822Abstract: A digital DLL circuit includes: a register configured to hold a delay target value; an oscillator; a first counter configured to count an external reference clock or an oscillation output from the oscillator; a second counter configured to count the oscillation output from the oscillator or the external reference clock in every measurement cycle determined by the first counter; and a digitally-controlled variable delay circuit. The DLL circuit further includes a control circuit configured to control reset and activation of the first counter and the second counter, and control stop of the first and second counters according to need, based on a count value of the first counter, the control circuit subjecting a count value of the second counter and the delay target value of the register to digital arithmetic operation, and supplying the variable delay circuit with a result of the arithmetic operation as a delay control value.Type: ApplicationFiled: February 9, 2007Publication date: August 23, 2007Applicant: Sony CorporationInventor: Ichiro Kumata
-
Publication number: 20070194824Abstract: A digital DLL circuit includes: a first register configured to hold a first delay specifying value to specify a delay of a rising edge side of a signal; a second register configured to hold a second delay specifying value to specify a delay of a falling edge side of a signal; and a digitally-controlled variable delay circuit configured to be allowed to individually control delays of a rise side and a fall side of a signal. The digital DLL circuit further includes a control circuit configured to implement control so that a rise-side delay and a fall-side delay by the variable delay circuit are kept at the first delay specifying value of the first register and the second delay specifying value of the second register, respectively.Type: ApplicationFiled: February 20, 2007Publication date: August 23, 2007Applicant: Sony CorporationInventor: Ichiro Kumata
-
Publication number: 20070194823Abstract: A digital DLL circuit includes: a first register configured to hold a delay specifying value to specify a delay; a second register configured to specify a correction value for a gate delay inside an LSI; a digitally-controlled variable delay circuit; and a control circuit configured to produce a delay control value to implement control so that a delay by the variable delay circuit is kept at the delay specifying value of the first register. The digital DLL circuit further includes an adder circuit configured to add a gate delay correction value held by the second register to the delay control value output from the control circuit, and output a resultant value to a control input of the variable delay circuit.Type: ApplicationFiled: February 20, 2007Publication date: August 23, 2007Applicant: Sony CorporationInventor: Ichiro Kumata
-
Publication number: 20060279336Abstract: A logic processing circuit including a plurality of flip-flop including a front stage flip-flop and a rear stage flip-flop, a logic gate circuit network adapted to process data stored in the front stage flip-flop, a result of the process being stored in the rear stage flip-flop, and switching means for switching between a power-on period and a power-off period, the power-on period being a period in which power is being provided to the logic gate circuit network, the power-on period corresponding to either a low-level state period of a clock signal or a high-level state period thereof, the power-off period being a period in which the power is being turned off, the power-off period corresponding to the state period other than the state period corresponding to the power-on period.Type: ApplicationFiled: August 22, 2006Publication date: December 14, 2006Applicant: SONY CORPORATIONInventor: Ichiro Kumata
-
Patent number: 7145365Abstract: Off-leak electric current is reduced in the operation mode where a circuit is actually operating. In the state in which the power supply voltage is constantly applied to the front stage flip-flops 11 to 13 and rear stage flip-flops 21 to 23, for example, data held in the flip-flops 11 to 13 at rising of the clock signal CK is processed in a logic gate circuit network 31 to which the supply voltage is applied during a low level period of the clock signal CK, and then, the processed data is held in the flip-flops 21 to 23. In the case where the power supply time to the logic gate circuit network 31 is set to minimum, off-leak electric current of the logic gate circuit network 31 can be reduced.Type: GrantFiled: August 12, 2004Date of Patent: December 5, 2006Assignee: Sony CorporationInventor: Ichiro Kumata
-
Publication number: 20060232308Abstract: A delay stabilization circuit capable of suppressing a drop in stability of delay or frequency and a cost increase and also able to shorten a design time, and a semiconductor integrated circuit are provided. The delay stabilization circuit includes a passive noise filter configured by a capacitor and a resistor, a variable delay circuit including a logic gate to which power of a power source is supplied through the noise filter, and a feedback control circuit for suppressing delay fluctuation of the variable delay circuit using a clock input from the outside as a reference.Type: ApplicationFiled: December 1, 2005Publication date: October 19, 2006Inventor: Ichiro Kumata
-
Publication number: 20060132204Abstract: A delay stabilization circuit capable of suppressing a drop in stability of delay or frequency and a cost increase and also able to shorten a design time, and a semiconductor integrated circuit are provided. The delay stabilization circuit includes a passive noise filter configured by a capacitor and a resistor, a variable delay circuit including a logic gate to which power of a power source is supplied through the noise filter, and a feedback control circuit for suppressing delay fluctuation of the variable delay circuit using a clock input from the outside as a reference.Type: ApplicationFiled: December 2, 2005Publication date: June 22, 2006Inventor: Ichiro Kumata
-
Patent number: 6985546Abstract: A method of frame synchronization for serial data transmission is presented herein. A transmitting circuit in a data communication apparatus converts frame data into serial data and transmits the same, and following the serial data, the transmitting circuit transmits frame synchronization data varying several times in the interval from an edge of a clock signal to an edge of the next clock signal; a receiving circuit receives the frame data and detects two or more variations in the same interval to find the end of the frame data, by receiving the serial data from a signal line, serial data is transmitted while carrying out frame synchronization.Type: GrantFiled: April 3, 2001Date of Patent: January 10, 2006Assignee: Sony CorporationInventor: Ichiro Kumata
-
Patent number: 6970527Abstract: A method of frame synchronization serial data transmission. A transmitting circuit in a data communication apparatus converts frame data into serial data and transmit the same, and following the serial data, the transmitting circuit transmits frame synchronization data varying several times in the interval from an edge of a clock signal to an edge of the next clock signal; a receiving circuit receives the frame data and detects twice or more variations in the same interval to find out the end of the frame data, by receiving the serial data from a signal lines, serial data is transmitted while carrying out frame synchronization.Type: GrantFiled: March 25, 2005Date of Patent: November 29, 2005Assignee: Sony CorporationInventor: Ichiro Kumata
-
Publication number: 20050169414Abstract: A method of frame synchronization serial data transmission. A transmitting circuit in a data communication apparatus converts frame data into serial data and transmit the same, and following the serial data, the transmitting circuit transmits frame synchronization data varying several times in the interval from an edge of a clock signal to an edge of the next clock signal; a receiving circuit receives the frame data and detects twice or more variations in the same interval to find out the end of the frame data, by receiving the serial data from a signal lines, serial data is transmitted while carrying out frame synchronization.Type: ApplicationFiled: March 25, 2005Publication date: August 4, 2005Inventor: Ichiro Kumata