Patents by Inventor Ignazio Antonino Urzi
Ignazio Antonino Urzi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8782302Abstract: A node having a node input is configured to receive a plurality of transactions intended for a plurality of different targets. The node has multiple node outputs. At least one target is provided, that target including an input configured to receive a respective output of the node. The node is configured to direct transactions to the at least one target or an output (for passing to a different partition) depending on whether the transactions are intended for the target or a different target. This determination is made in response to a conversion operation which converts a target address of the transaction to an identification associated with the target or the output.Type: GrantFiled: December 15, 2011Date of Patent: July 15, 2014Assignees: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics SrlInventors: Ignazio Antonino Urzi, Philippe D'Audigier, Daniele Mangano
-
Patent number: 8780935Abstract: A communication system includes interfacing between a first synchronous circuit and a second synchronous circuit. The system includes a first interface system and a second interface system. The first interface system receives data from the first synchronous circuit, and encodes the data according to an asynchronous communication protocol. The encoded data are transmitted over a communication channel to the second interface system. The second interface system decodes the data and transmits the decoded data to the second synchronous circuit. The first interface system includes a first FIFO memory for storing temporarily the data received from the first synchronous circuit and the second interface system includes a second FIFO memory for storing temporarily the data transmitted over the communication channel.Type: GrantFiled: December 15, 2011Date of Patent: July 15, 2014Assignees: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics, S.r.l.Inventors: Daniele Mangano, Ignazio Antonino Urzi′
-
Publication number: 20140112149Abstract: An apparatus includes an output configured to output data to a communication path of an interconnect for routing to a target and a rate controller configured to control a rate of the output data. The rate controller is configured to control the rate in response to feedback information from the target.Type: ApplicationFiled: October 21, 2013Publication date: April 24, 2014Applicant: STMicroelectronics (Grenoble 2) SASInventors: Ignazio Antonino Urzi, Nicolas Graciannette, Daniele Mangano
-
Publication number: 20140095932Abstract: A system includes a processor and a plurality of circuits connected through an interconnection network, wherein associated to each circuit is a respective communication interface configured for exchanging data between the respective circuit and the interconnection network. In particular, a debug unit is associated with each communication interface. Each debug unit is configurable as a data-insertion point, wherein the debug unit transmits data by means of the respective communication interface to the interconnection network, or each debug unit is configurable as a data-reception point, wherein the debug unit receives data by means of the respective communication interface from the interconnection network.Type: ApplicationFiled: September 26, 2013Publication date: April 3, 2014Applicants: STMicroelectronics S. r. I., STMicroelectronics (Grenoble 2) SASInventors: Daniele Mangano, Ignazio Antonino Urzi
-
Patent number: 8677045Abstract: An embodiment of a transaction reordering arrangement is provided. The transaction reordering arrangement includes a queue into which respective responses to requests are writable and a controller configured to control a position in said queue to which said respective responses to said requests are written. The position is controlled such that the responses are read out of said queue in an order which corresponds to an order in which the requests are issued.Type: GrantFiled: September 23, 2011Date of Patent: March 18, 2014Assignees: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics S.r.l.Inventors: Daniele Mangano, Ignazio Antonino Urzi
-
Patent number: 8630181Abstract: A communication system transmits data from a first circuit over a communication channel to a second circuit, the data having a first priority and a second priority. The communication system includes a separation circuit, a first-in first-out (FIFO) memory, and a control circuit.Type: GrantFiled: May 3, 2012Date of Patent: January 14, 2014Assignees: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics SrlInventors: Daniele Mangano, Giuseppe Falconeri, Ignazio Antonino Urzi′
-
Patent number: 8576879Abstract: A communication system for transmitting data, for example, within a System-in-Package. The system includes a first circuit configured for: a) dividing the data into a plurality of packets having a determined size; and b) creating for each of the packets a transmission segment including a segment header and the respective packet as payload. The system also includes a second circuit configured for: a) separating the transmission segments into a plurality of physical units, where the physical units have a determined size; and b) transmitting the physical units over a physical communication channel. In particular, the segment header includes at least one field that identifies the number of physical units that are to be transmitted.Type: GrantFiled: May 27, 2011Date of Patent: November 5, 2013Assignees: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics S.r.l.Inventors: Alberto Scandurra, Giuseppe Guarnaccia, Ignazio Antonino Urzi'
-
Publication number: 20130268990Abstract: A method includes providing at least one target bandwidth for bandwidth usage on an interconnect, the target bandwidth being for traffic associated with a traffic initiator. The method also includes measuring a served bandwidth and resetting the measuring of served bandwidth in response to an occurrence of an event.Type: ApplicationFiled: March 7, 2013Publication date: October 10, 2013Applicants: STMicroelectronics S.r.I, STMicroelectronics (Grenoble 2) SASInventors: Ignazio Antonino Urzi, Rene Peyrard, Daniele Mangano
-
Patent number: 8521937Abstract: A package includes a die and at least one further die. The die has an interface configured to receive a transaction request from the further die via an interconnect and to transmit a response to the transaction request to said further die via the interconnect. The die also has mapping circuitry which is configured to receive the transaction request including at least first source identity information, wherein the first source identity information is associated with a source of the transaction request on the further die. The mapping circuitry is configured to modify the transaction request to replace the first source identity information with local source identity information, wherein that local source identity information is associated with the mapping circuitry. The mapping circuitry is configured to modify the received transaction request to provide said first source identity information in a further field.Type: GrantFiled: February 16, 2011Date of Patent: August 27, 2013Assignees: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics (Research & Development) LtdInventors: Ignazio Antonino Urzi, Philippe D'Audigier, Olivier Sauvage, Stuart Ryan, Andrew Michael Jones
-
Publication number: 20130061016Abstract: A first engine and a memory access controller are each configured to receive memory operation information in parallel. In response to receiving the memory operation information, the first engine is prepared to perform a function on memory data associated with the memory operation and the memory controller is configured to prepare the memory to cause the memory operation to be performed.Type: ApplicationFiled: September 6, 2012Publication date: March 7, 2013Applicant: STMicroelectronics, (Grenoble2) SASInventors: Ignazio Antonino Urzi, Nicolas Graciannette
-
Patent number: 8347258Abstract: A package includes a die and at least one further die. The die has an interface configured to receive a transaction request from the further die via an interconnect and to transmit a response to the transaction request to said further die via the interconnect. The die also has mapping circuitry which is configured to allocate to the received transaction a local source identity information as source identity information, the local source identity information comprising one of a set of reusable local source identity information. This ensures the order of transactions tagged with a same original source identity and target and allows transactions tagged with different source identifiers to be processed out of order.Type: GrantFiled: February 16, 2011Date of Patent: January 1, 2013Assignees: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics (R&D) Ltd.Inventors: Ignazio Antonino Urzi, Philippe D'Audigier, Olivier Sauvage, Stuart Ryan, Andrew Michael Jones
-
Publication number: 20120281713Abstract: A communication system transmits data from a first circuit over a communication channel to a second circuit, the data having a first priority and a second priority. The communication system includes a separation circuit, a first-in first-out (FIFO) memory, and a control circuit.Type: ApplicationFiled: May 3, 2012Publication date: November 8, 2012Applicants: STMicroelectronics Srl, STMicroelectronics (Grenoble 2) SASInventors: Daniele MANGANO, Giuseppe Falconeri, Ignazio Antonino Urzi'
-
Publication number: 20120210093Abstract: A package includes a die and at least one further die. The die has an interface configured to receive a transaction request from the further die via an interconnect and to transmit a response to the transaction request to said further die via the interconnect. The die also has mapping circuitry which is configured to receive the transaction request including at least first source identity information, wherein the first source identity information is associated with a source of the transaction request on the further die. The mapping circuitry is configured to modify the transaction request to replace the first source identity information with local source identity information, wherein that local source identity information is associated with the mapping circuitry. The mapping circuitry is configured to modify the received transaction request to provide said first source identity information in a further field.Type: ApplicationFiled: February 16, 2011Publication date: August 16, 2012Applicants: STMicroelectronics (Research & Develoment) Limited, STMICROELECTRONICS (GRENOBLE2) SASInventors: Ignazio Antonino URZI, Philippe D'AUDIGIER, Olivier SAUVAGE, Stuart RYAN, Andrew Michael JONES
-
Publication number: 20120210288Abstract: A package includes a die and at least one further die. The die has an interface configured to receive a transaction request from the further die via an interconnect and to transmit a response to the transaction request to said further die via the interconnect. The die also has mapping circuitry which is configured to allocate to the received transaction a local source identity information as source identity information, the local source identity information comprising one of a set of reusable local source identity information. This ensures the order of transactions tagged with a same original source identity and target and allows transactions tagged with different source identifiers to be processed out of order.Type: ApplicationFiled: February 16, 2011Publication date: August 16, 2012Applicants: STMICROELECTRONICS (RESEARCH & DEVELOPMENT) LIMITED, STMICROELECTRONICS (GRENOBLE2) SASInventors: Ignazio Antonino URZI, Philippe D'AUDIGIER, Olivier SAUVAGE, Stuart RYAN, Andrew Michael JONES
-
Publication number: 20120159095Abstract: An interface system for interfacing an asynchronous circuit with a synchronous circuit, wherein the synchronous circuit samples, in response to a clock signal, a first data signal when a first control signal indicates that the first data signal contains valid data, and wherein the asynchronous circuit generates a second data signal according to an asynchronous communication protocol. The system includes a FIFO memory, a control circuit for asynchronously writing the second data signal in the memory when the second data signal indicates the start of a communication, and synchronously reading the second data signal from the memory in response to a clock signal, and a conversion circuit for decoding, according to a asynchronous communication protocol, the second data signal read from the memory in a decoded data signal, wherein the decoded data signal corresponds to the first data signal.Type: ApplicationFiled: December 13, 2011Publication date: June 21, 2012Applicants: STMICROELECTRONICS S.r.l., STMicroelectronics (Grenoble 2) SASInventors: Daniele Mangano, Salvatore Pisasale, Ignazio Antonino Urzi'
-
Publication number: 20120155489Abstract: A communication system includes interfacing between a first synchronous circuit and a second synchronous circuit. The system includes a first interface system and a second interface system. The first interface system receives data from the first synchronous circuit, and encodes the data according to an asynchronous communication protocol. The encoded data are transmitted over a communication channel to the second interface system. The second interface system decodes the data and transmits the decoded data to the second synchronous circuit. The first interface system includes a first FIFO memory for storing temporarily the data received from the first synchronous circuit and the second interface system includes a second FIFO memory for storing temporarily the data transmitted over the communication channel.Type: ApplicationFiled: December 15, 2011Publication date: June 21, 2012Applicants: STMICROELECTRONICS S.r.l., STMicroelectronics (Grenoble 2) SASInventors: Daniele MANGANO, Ignazio Antonino URZI'
-
Publication number: 20120159017Abstract: A node having a node input is configured to receive a plurality of transactions intended for a plurality of different targets. The node has multiple node outputs. At least one target is provided, that target including an input configured to receive a respective output of the node. The node is configured to direct transactions to the at least one target or an output (for passing to a different partition) depending on whether the transactions are intended for the target or a different target. This determination is made in response to a conversion operation which converts a target address of the transaction to an identification associated with the target or the output.Type: ApplicationFiled: December 15, 2011Publication date: June 21, 2012Applicants: STMICROELECTRONICS SRL, STMICROELECTRONICS (GRENOBLE 2) SASInventors: Ignazio Antonino URZI, Philippe D'AUDIGIER, Daniele MANGANO
-
Publication number: 20120079154Abstract: An embodiment of a transaction reordering arrangement is provided. The transaction reordering arrangement includes a queue into which respective responses to requests are writable and a controller configured to control a position in said queue to which said respective responses to said requests are written. The position is controlled such that the responses are read out of said queue in an order which corresponds to an order in which the requests are issued.Type: ApplicationFiled: September 23, 2011Publication date: March 29, 2012Applicants: STMicroelectronics S.r.l., STMICROELECTRONICS (GRENOBLE 2) SASInventors: Daniele MANGANO, Ignazio Antonino URZI
-
Publication number: 20120079148Abstract: An embodiment of a network-on-chip is provided. The network-on-chip includes a plurality of sources of requests and a plurality of destinations for requests. The plurality of destinations are configured to provide respective responses to respective requests. The network-on-chip further includes an interconnect for routing said requests and respective responses to said requests to and from the plurality of sources and at least one transaction reordering arrangement. The transaction reordering arrangement is configured to reorder said responses such that said responses are provided to a respective source in an order which corresponds to an order in which the requests are issued by said respective source. A respective transaction reordering arrangement is associated with a respective source.Type: ApplicationFiled: September 29, 2011Publication date: March 29, 2012Applicants: STMICROELECTRONICS S.R.L., STMICROELECTRONICS (GRENOBLE 2) SASInventors: Ignazio Antonino URZI, Daniele MANGANO
-
Publication number: 20120001668Abstract: A first die includes a controller configured to select at least one task to be performed by the first die and signal circuitry configured in response to the selection of the at least one task to provide a signal to be sent to a second die for initiating performance of at least one task on the second die which corresponds to (and is to be performed in a time coordinated manner with) the at least one task on the first die. The first die has task circuitry configured to perform the task in response to generation of the signal, and the second die has task circuitry configured to perform the corresponding task in response to receipt of the signal.Type: ApplicationFiled: June 29, 2011Publication date: January 5, 2012Applicant: STMicroelectronics (Grenoble 2) SASInventors: Ignazio Antonino Urzi, Philippe D'Audigier