Patents by Inventor Indrajit Manna
Indrajit Manna has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230333176Abstract: A method for detecting a leakage current path in a circuit is presented. The method may be used for identifying a leakage current path in an analog circuit and induced by the presence of a high voltage. The method includes several steps. A circuit design description of the circuit is received. The circuit design description is then interrogated to identify a set of candidate components having a first terminal coupled to a voltage source adapted to provide a voltage above a predefined value. Then for each electronic component in the set, a second terminal coupled to ground is searched. Upon identification of the second terminal coupled to ground a leakage path is reported. The method may be used for identifying a leakage current path induced by the presence of a high voltage in conjunction with the presence of parasitic devices.Type: ApplicationFiled: April 13, 2022Publication date: October 19, 2023Inventors: Indrajit Manna, Russell Giles, Peter Bell
-
Patent number: 11550984Abstract: A method for analyzing an analog circuit controlled by a plurality of digital inputs is presented. The circuit is represented with a data structure with nodes connected via edges, which represent a circuit component. The data structure can be traversed across all connected nodes; and said digital inputs can be toggled between two or more input states. The method steps include identifying a set of boundary nodes in the data structure which are at a digital-analog boundary of the data structure; for each digital input, identifying associated boundary nodes which are coupled with the digital input; grouping digital inputs into input sets, where each of the different input sets are associated with mutually exclusive sets of associated boundary nodes, and analyzing the circuit by successively analyzing one or more of the input sets for all possible combinations of inputs states within that set.Type: GrantFiled: October 16, 2020Date of Patent: January 10, 2023Assignee: Dialog Semiconductor (UK) LimitedInventors: Indrajit Manna, Russell Christopher Giles, Peter Robert Bell
-
Patent number: 11126772Abstract: A method to provide an automated circuit design tool that mitigates or overcomes the inefficiencies present in the prior art tools ensuring a more efficient use of computer resources and a reduction in the time taken to design a suitable circuit that meets the design specification is presented. The computer-implemented method of designing a circuit configuration of a circuit, has the following steps 1) providing a first set of circuit configurations comprising one or more circuit configurations, 2) simulating each, circuit configuration of the first set of circuit configurations. In addition, the steps include: 3) scoring each, circuit configuration of the first set of circuit configurations based on a design specification and the simulation, or simulations, of step 2), and 4) providing a second set of circuit configurations comprising one or more circuit configurations that are dependent on the scores as determined in step 3).Type: GrantFiled: July 15, 2019Date of Patent: September 21, 2021Assignee: Dialog Semiconductor (UK) LimitedInventors: Indrajit Manna, Peter Bell
-
Patent number: 10339026Abstract: Technologies for monitoring a characteristic of a monitored system include determining a measured value of the primary characteristic of the monitored system sensed by a primary sensor and a measured value of the secondary characteristic of the monitored system sensed by a secondary sensor, and predicating a predicted value of the primary characteristic based on the measured value of the secondary characteristic. The measured and predicted values of the primary characteristic are used to determine whether the primary sensor is properly functioning.Type: GrantFiled: December 29, 2016Date of Patent: July 2, 2019Assignee: Intel CorporationInventors: Indrajit Manna, Jakub Wenus, Mariano J. Phielipp, Suraj Sindia
-
Publication number: 20180189659Abstract: Technologies for monitoring a characteristic of a monitored system include determining a measured value of the primary characteristic of the monitored system sensed by a primary sensor and a measured value of the secondary characteristic of the monitored system sensed by a secondary sensor, and predicating a predicted value of the primary characteristic based on the measured value of the secondary characteristic. The measured and predicted values of the primary characteristic are used to determine whether the primary sensor is properly functioning.Type: ApplicationFiled: December 29, 2016Publication date: July 5, 2018Inventors: Indrajit Manna, Jakub Wenus, Mariano J. Phielipp, Suraj Sindia
-
Patent number: 9165920Abstract: A tunable protection system including forming a tunable trigger device providing an adjustable protection activation level, forming a circuit protection device providing protection for integrated circuits, and electrically connecting the tunable trigger device and the circuit protection device to an input/output pad.Type: GrantFiled: October 15, 2005Date of Patent: October 20, 2015Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Indrajit Manna, Hin Kiong Yap, Keng Foo Lo, Jae Soo Park
-
Patent number: 8358548Abstract: A test system and a method for efficiently repairing marginally failing memory cells in an embedded dynamic random access memory on an integrated circuit identify marginally failing cells in the embedded memory and when two or more marginally failing cells are located in the same column, indicating a partial column failure due to a weak sense amplifier associated with the column, the system and method apply a spare column preferentially to repair the failing cells in the column. The test system can be arranged in a built-in self test engine on the integrated circuit. In an alternative embodiment, the test system can be implemented in test equipment coupled to the integrated circuit that houses the embedded dynamic random-access memory.Type: GrantFiled: October 19, 2009Date of Patent: January 22, 2013Assignee: Avago Technologies Enterprise IP (Singapore) Pte. Ltd.Inventors: Indrajit Manna, James Pfiester, David Leary
-
Patent number: 8134211Abstract: An ESD protection circuit has a polysilicon bounded SCR connected between a signal input/output interface contact of the integrated circuit and a power supply connection of the integrated circuit and a biasing circuit. The biasing circuit is connected to the polysilicon bounded SCR to bias the polysilicon bounded SCR to turn on more rapidly during the ESD event. The biasing circuit is formed by at least one polysilicon bounded diode and a first resistance. Other embodiments of the biasing circuit include a resistor/capacitor biasing circuit and a second diode triggering biasing circuit.Type: GrantFiled: September 14, 2009Date of Patent: March 13, 2012Assignees: GLOBALFOUNDRIES Singapore Pte, Ltd., Agilent Technologies, Inc.Inventors: Indrajit Manna, Lo Keng Foo, Tan Pee Ya, Raymond Filippi
-
Publication number: 20110090751Abstract: A test system and a method for efficiently repairing marginally failing memory cells in an embedded dynamic random access memory on an integrated circuit identify marginally failing cells in the embedded memory and when two or more marginally failing cells are located in the same column, indicating a partial column failure due to a weak sense amplifier associated with the column, the system and method apply a spare column preferentially to repair the failing cells in the column The test system can be arranged in a built-in self test engine on the integrated circuit. In an alternative embodiment, the test system can be implemented in test equipment coupled to the integrated circuit that houses the embedded dynamic random-access memory.Type: ApplicationFiled: October 19, 2009Publication date: April 21, 2011Applicant: Avago Technologies Enterprise IP (Singapore) Pte. Ltd.Inventors: Indrajit Manna, James Pfiester, David Leary
-
Publication number: 20100001283Abstract: An ESD protection circuit has a polysilicon bounded SCR connected between a signal input/output interface contact of the integrated circuit and a power supply connection of the integrated circuit and a biasing circuit. The biasing circuit is connected to the polysilicon bounded SCR to bias the polysilicon bounded SCR to turn on more rapidly during the ESD event. The biasing circuit is formed by at least one polysilicon bounded diode and a first resistance. Other embodiments of the biasing circuit include a resistor/capacitor biasing circuit and a second diode triggering biasing circuit.Type: ApplicationFiled: September 14, 2009Publication date: January 7, 2010Applicants: CHARTERED SEMICONDUCTOR MANUFACTURING LTD., AGILENT TECHNOLOGIES, INC.Inventors: Indrajit Manna, Lo Keng Foo, Tan Pee Ya, Raymond Filippi
-
Patent number: 7615417Abstract: An ESD protection circuit is formed at the input/output interface contact of an integrated circuit to protect the integrated circuit from damage caused by an ESD event. The ESD protection circuit has a polysilicon bounded SCR connected between a signal input/output interface contact of the integrated circuit and a power supply connection of the integrated circuit and a biasing circuit. The biasing circuit is connected to the polysilicon bounded SCR to bias the polysilicon bounded SCR to turn on more rapidly during the ESD event. The biasing circuit is formed by at least one polysilicon bounded diode and a first resistance. Other embodiments of the biasing circuit include a resistor/capacitor biasing circuit and a second diode triggering biasing circuit.Type: GrantFiled: September 12, 2007Date of Patent: November 10, 2009Assignees: Chartered Semiconductor Manufacturing Ltd., Agilent Technologies, Inc.Inventors: Indrajit Manna, Lo Keng Foo, Tan Pee Ya, Raymond Filippi
-
Publication number: 20080001168Abstract: An ESD protection circuit is formed at the input/output interface contact of an integrated circuit to protect the integrated circuit from damage caused by an ESD event. The ESD protection circuit has a polysilicon bounded SCR connected between a signal input/output interface contact of the integrated circuit and a power supply connection of the integrated circuit and a biasing circuit. The biasing circuit is connected to the polysilicon bounded SCR to bias the polysilicon bounded SCR to turn on more rapidly during the ESD event. The biasing circuit is formed by at least one polysilicon bounded diode and a first resistance. Other embodiments of the biasing circuit include a resistor/capacitor biasing circuit and a second diode triggering biasing circuit.Type: ApplicationFiled: September 12, 2007Publication date: January 3, 2008Applicants: CHARTERED SEMICONDUCTOR MANUFACTURING LTD., Agilent Technologies, Inc.Inventors: Indrajit Manna, Lo Foo, Tan Ya, Raymond Filippi
-
Patent number: 7285458Abstract: An ESD protection circuit is formed at the input/output interface contact of an integrated circuit to protect the integrated circuit from damage caused by an ESD event. The ESD protection circuit has a polysilicon bounded SCR connected between a signal input/output interface contact of the integrated circuit and a power supply connection of the integrated circuit and a biasing circuit. The biasing circuit is connected to the polysilicon bounded SCR to bias the polysilicon bounded SCR to turn on more rapidly during the ESD event. The biasing circuit is formed by at least one polysilicon bounded diode and a first resistance. Other embodiments of the biasing circuit include a resistor/capacitor biasing circuit and a second diode triggering biasing circuit.Type: GrantFiled: February 11, 2004Date of Patent: October 23, 2007Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Indrajit Manna, Lo Keng Foo, Tan Pee Ya, Raymond Filippi
-
Publication number: 20070085142Abstract: A tunable protection system including forming a tunable trigger device providing an adjustable protection activation level, forming a circuit protection device providing protection for integrated circuits, and electrically connecting the tunable trigger device and the circuit protection device to an input/output pad.Type: ApplicationFiled: October 15, 2005Publication date: April 19, 2007Applicant: CHARTERED SEMICONDUCTOR MANUFACTURING LTD.Inventors: Indrajit Manna, Hin Yap, Keng Lo, Jae Park
-
Patent number: 7135743Abstract: Off-chip driver (OCD) NMOS transistors with ESD protection are formed by interposing an P-ESD implant between the N+ drain regions of OCD NMOS transistors and the N-well such that the P-ESD surrounds a section of the N-well. The P-ESD implant is dosed less than the N+ source/drain implants but higher than the N-well dose. In another embodiment, N-well doping is used along with P-ESD doping, where the P-ESD doping is chosen such that it counterdopes the N-well underneath the N+ drains. The N-well, however, still maintains electrical connection to the N+ drains. This procedure creates a larger surface under the area where the junction breakdown occurs and an increased radius of curvature of the junction. The P-ESD implant is covered by N-type on three sides creating better parasitic bipolar transistor characteristics.Type: GrantFiled: December 1, 2005Date of Patent: November 14, 2006Assignees: Chartered Semiconductor Manufacturing Ltd., Agilent Technologies, Inc.Inventors: Indrajit Manna, Keng Foo Lo, Pee Ya Tan, Michael Cheng
-
Publication number: 20060081933Abstract: Off-chip driver (OCD) NMOS transistors with ESD protection are formed by interposing an P-ESD implant between the N+ drain regions of OCD NMOS transistors and the N-well such that the P-ESD surrounds a section of the N-well. The P-ESD implant is dosed less than the N+ source/drain implants but higher than the N-well dose. In another embodiment, N-well doping is used along with P-ESD doping, where the P-ESD doping is chosen such that it counterdopes the N-well underneath the N+ drains. The N-well, however, still maintains electrical connection to the N+ drains. This procedure creates a larger surface under the area where the junction breakdown occurs and an increased radius of curvature of the junction. The P-ESD implant is covered by N-type on three sides creating better parasitic bipolar transistor characteristics.Type: ApplicationFiled: December 1, 2005Publication date: April 20, 2006Inventors: Indrajit Manna, Keng Lo, Pee Tan, Michael Cheng
-
Patent number: 6998685Abstract: Off-chip driver (OCD) NMOS transistors with ESD protection are formed by interposing an P-ESD implant between the N+ drain regions of OCD NMOS transistors and the N-well such that the P-ESD surrounds a section of the N-well. The P-ESD implant is dosed less than the N+ source/drain implants but higher than the N-well dose. In another embodiment, N-well doping is used along with P-ESD doping, where the P-ESD doping is chosen such that it counterdopes the N-well underneath the N+ drains. The N-well, however, still maintains electrical connection to the N+ drains. This procedure creates a larger surface under the area where the junction breakdown occurs and an increased radius of curvature of the junction. The P-ESD implant is covered by N-type on three sides creating better parasitic bipolar transistor characteristics.Type: GrantFiled: September 15, 2003Date of Patent: February 14, 2006Assignees: Chartered Semiconductor Manufacturing Ltd., Agilent Technologies, Inc.Inventors: Indrajit Manna, Keng Foo Lo, Pee Ya Tan, Michael Cheng
-
Patent number: 6936895Abstract: A new method to form an integrated circuit device is achieved. The method comprises forming a dielectric layer overlying a semiconductor substrate. An intrinsic semiconductor layer is formed overlying the dielectric layer. The intrinsic semiconductor layer is patterned. A p+ region is formed in the intrinsic semiconductor layer. An n+ region is formed in the intrinsic semiconductor layer. The p+ region and said n+ region are laterally separated by an intrinsic region to thereby form a PIN diode device. A source region and a drain region are formed in the semiconductor substrate to thereby complete a MOSFET device. The PIN diode device is a gate electrode for the MOSFET device.Type: GrantFiled: October 9, 2003Date of Patent: August 30, 2005Assignees: Chartered Semiconductor Manufacturing Ltd., Agilent Technologies, Inc.Inventors: Indrajit Manna, Keng Foo Lo, Pee Ya Tan, Raymond Filippi
-
Publication number: 20050173727Abstract: An ESD protection circuit is formed at the input/output interface contact of an integrated circuit to protect the integrated circuit from damage caused by an ESD event. The ESD protection circuit has a polysilicon bounded SCR connected between a signal input/output interface contact of the integrated circuit and a power supply connection of the integrated circuit and a biasing circuit. The biasing circuit is connected to the polysilicon bounded SCR to bias the polysilicon bounded SCR to turn on more rapidly during the ESD event. The biasing circuit is formed by at least one polysilicon bounded diode and a first resistance. Other embodiments of the biasing circuit include a resistor/capacitor biasing circuit and a second diode triggering biasing circuit.Type: ApplicationFiled: February 11, 2004Publication date: August 11, 2005Inventors: Indrajit Manna, Lo Foo, Tan Ya, Raymond Filippi
-
Publication number: 20050077577Abstract: A new method to form an integrated circuit device is achieved. The method comprises forming a dielectric layer overlying a semiconductor substrate. An intrinsic semiconductor layer is formed overlying the dielectric layer. The intrinsic semiconductor layer is patterned. A p+ region is formed in the intrinsic semiconductor layer. An n+ region is formed in the intrinsic semiconductor layer. The p+ region and said n+ region are laterally separated by an intrinsic region to thereby form a PIN diode device. A source region and a drain region are formed in the semiconductor substrate to thereby complete a MOSFET device. The PIN diode device is a gate electrode for the MOSFET device.Type: ApplicationFiled: October 9, 2003Publication date: April 14, 2005Inventors: Indrajit Manna, Keng Lo, Pee Tan, Raymond Filippi