Patents by Inventor Isao Nojiri
Isao Nojiri has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7547963Abstract: A semiconductor device mounted on a mother board has a circuit board to be positioned on the mother board and a semiconductor chip positioned on the circuit board. The circuit board has a connection pad, a relay pad spaced away from the connection pad, and a wire connecting between the connection pad and the relay pad on a surface of the circuit board supporting the semiconductor chip. Also, the semiconductor chip has a connection pad corresponding to the connection pad formed on the circuit board. Further, the connection pad on the circuit board and the connection pad on the semiconductor chip are electrically connected to each other through a bonding wire.Type: GrantFiled: September 26, 2007Date of Patent: June 16, 2009Assignee: Renesas Technology Corp.Inventors: Isao Nojiri, Ryu Makabe
-
Publication number: 20080023847Abstract: A semiconductor device mounted on a mother board has a circuit board to be positioned on the mother board and a semiconductor chip positioned on the circuit board. The circuit board has a connection pad, a relay pad spaced away from the connection pad, and a wire connecting between the connection pad and the relay pad on a surface of the circuit board supporting the semiconductor chip. Also, the semiconductor chip has a connection pad corresponding to the connection pad formed on the circuit board. Further, the connection pad on the circuit board and the connection pad on the semiconductor chip are electrically connected to each other through a bonding wire.Type: ApplicationFiled: September 26, 2007Publication date: January 31, 2008Applicant: RENESAS TECHNOLOGY CORP.Inventors: Isao Nojiri, Ryu Makabe
-
Publication number: 20080023848Abstract: A semiconductor device mounted on a mother board has a circuit board to be positioned on the mother board and a semiconductor chip positioned on the circuit board. The circuit board has a connection pad, a relay pad spaced away from the connection pad, and a wire connecting between the connection pad and the relay pad on a surface of the circuit board supporting the semiconductor chip. Also, the semiconductor chip has a connection pad corresponding to the connection pad formed on the circuit board. Further, the connection pad on the circuit board and the connection pad on the semiconductor chip are electrically connected to each other through a bonding wire.Type: ApplicationFiled: September 26, 2007Publication date: January 31, 2008Applicant: RENESAS TECHNOLOGY CORP.Inventors: Isao Nojiri, Ryu Makabe
-
Patent number: 7319453Abstract: In a partial display mode, a source IC outputs a start signal at an “H” level designating the start of vertical scanning by a vertical scanning circuit, over a plurality of cycles from before a time T1 to after a time T8. A plurality of shift registers sequentially shift the start signal in synchronization with a clock signal to sequentially drive a plurality of activation enable signals, respectively, to an “H” level. Then, after time T8 when first to fourth activation enable signals simultaneously attain an “H” level, the source IC outputs an enabling signal at an “H” level to the vertical scanning circuit. In response, the vertical scanning circuit simultaneously activates first to fourth gate lines corresponding to the first to the fourth activation enable signals, respectively.Type: GrantFiled: December 1, 2004Date of Patent: January 15, 2008Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Isao Nojiri, Hiroyuki Murai
-
Patent number: 7288837Abstract: A semiconductor device mounted on a mother board has a circuit board to be positioned on the mother board and a semiconductor chip positioned on the circuit board. The circuit board has a connection pad, a relay pad spaced away from the connection pad, and a wire connecting between the connection pad and the relay pad on a surface of the circuit board supporting the semiconductor chip. Also, the semiconductor chip has a connection pad corresponding to the connection pad formed on the circuit board. Further, the connection pad on the circuit board and the connection pad on the semiconductor chip are electrically connected to each other through a bonding wire.Type: GrantFiled: April 13, 2006Date of Patent: October 30, 2007Assignee: Renesas Technology Corp.Inventors: Isao Nojiri, Ryu Makabe
-
Publication number: 20070216631Abstract: An image display device includes a liquid crystal display part, a gate line driving circuit, a source line driving circuit, and a timing controller. The source line driving circuit includes a horizontal shift register, a first latch circuit, a second latch circuit, a D/A converter circuit, and a demultiplexer capable of driving a plurality of source lines divided into a plurality of batches. The timing controller includes a pulse generating circuit, a signal transmission circuit, and a shift pulse generating circuit for generating a second latch signal and for sending a shifted start signal back to the signal transmission circuit.Type: ApplicationFiled: December 26, 2006Publication date: September 20, 2007Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Isao NOJIRI
-
Publication number: 20060186526Abstract: A semiconductor device mounted on a mother board has a circuit board to be positioned on the mother board and a semiconductor chip positioned on the circuit board. The circuit board has a connection pad, a relay pad spaced away from the connection pad, and a wire connecting between the connection pad and the relay pad on a surface of the circuit board supporting the semiconductor chip. Also, the semiconductor chip has a connection pad corresponding to the connection pad formed on the circuit board. Further, the connection pad on the circuit board and the connection pad on the semiconductor chip are electrically connected to each other through a bonding wire.Type: ApplicationFiled: April 13, 2006Publication date: August 24, 2006Applicant: Renesas Technology Corp.Inventors: Isao Nojiri, Ryu Makabe
-
Patent number: 7071574Abstract: A semiconductor device mounted on a mother board has a circuit board to be positioned on the mother board and a semiconductor chip positioned on the circuit board. The circuit board has a connection pad, a relay pad spaced away from the connection pad, and a wire connecting between the connection pad and the relay pad on a surface of the circuit board supporting the semiconductor chip. Also, the semiconductor chip has a connection pad corresponding to the connection pad formed on the circuit board. Further, the connection pad on the circuit board and the connection pad on the semiconductor chip are electrically connected to each other through a bonding wire.Type: GrantFiled: September 5, 2000Date of Patent: July 4, 2006Assignee: Renesas Technology Corp.Inventors: Isao Nojiri, Ryu Makabe
-
Patent number: 6985340Abstract: A protection circuit described herein protects an LCD module from static electricity generated at a first positive power supply terminal in a process of manufacturing the LCD module. The protection circuit includes four diodes connected in series between a first node connected to the first positive power supply terminal and a second node receiving a reference potential, and a diode connected between the second and first nodes. When a first positive power supply voltage (10V) is applied to the first positive power supply terminal, the four diodes do not conduct. Therefore, a current consumption of the LCD module can accurately be measured.Type: GrantFiled: August 27, 2003Date of Patent: January 10, 2006Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Isao Nojiri, Hiroyuki Murai
-
Patent number: 6982568Abstract: An LCD module includes: an odd-numbered data terminal for applying an odd-numbered data signal to each odd-numbered set of data lines through a first N-type TFT and a demultiplexer at inspection; an even-numbered data terminal for applying an even-numbered data signal to each even-numbered set of data lines through a second N-type TFT and the demultiplexer at inspection; and a control terminal for applying a control signal to gates of the first and second N-type TFTs at inspection. It is therefore possible to reduce the number of terminals to be used at inspection, thereby achieving a inspection device at low cost.Type: GrantFiled: August 21, 2003Date of Patent: January 3, 2006Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Isao Nojiri, Hiroyuki Murai
-
Publication number: 20050264518Abstract: A liquid crystal display unit is divided into a plurality of blocks aligned in a horizontal direction. Each block has twenty-four source lines. A plurality of data buses are arranged corresponding to the plurality of blocks, respectively. Each data bus receives image data from a data terminal. Each data bus is arranged without crossing the other data buses. Each block receives the image data from the one data bus.Type: ApplicationFiled: May 3, 2005Publication date: December 1, 2005Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Isao Nojiri, Hiroyuki Murai
-
Publication number: 20050179677Abstract: In a partial display mode, a source IC outputs a start signal at an “H” level designating the start of vertical scanning by a vertical scanning circuit, over a plurality of cycles from before a time T1 to after a time T8. A plurality of shift registers sequentially shift the start signal in synchronization with a clock signal to sequentially drive a plurality of activation enable signals, respectively, to an “H” level. Then, after time T8 when first to fourth activation enable signals simultaneously attain an “H” level, the source IC outputs an enabling signal at an “H” level to the vertical scanning circuit. In response, the vertical scanning circuit simultaneously activates first to fourth gate lines corresponding to the first to the fourth activation enable signals, respectively.Type: ApplicationFiled: December 1, 2004Publication date: August 18, 2005Inventors: Isao Nojiri, Hiroyuki Murai
-
Publication number: 20040174183Abstract: An LCD module includes: an odd-numbered data terminal for applying an odd-numbered data signal to each odd-numbered set of data lines through a first N-type TFT and a demultiplexer at inspection; an even-numbered data terminal for applying an even-numbered data signal to each even-numbered set of data lines through a second N-type TFT and the demultiplexer at inspection; and a control terminal for applying a control signal to gates of the first and second N-type TFTs at inspection. It is therefore possible to reduce the number of terminals to be used at inspection, thereby achieving a inspection device at low cost.Type: ApplicationFiled: August 21, 2003Publication date: September 9, 2004Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Isao Nojiri, Hiroyuki Murai
-
Publication number: 20040174645Abstract: A protection circuit described herein protects an LCD module from static electricity generated at a first positive power supply terminal in a process of manufacturing the LCD module. The protection circuit includes four diodes connected in series between a first node connected to the first positive power supply terminal and a second node receiving a reference potential, and a diode connected between the second and first nodes. When a first positive power supply voltage (10V) is applied to the first positive power supply terminal, the four diodes do not conduct. Therefore, a current consumption of the LCD module can accurately be measured.Type: ApplicationFiled: August 27, 2003Publication date: September 9, 2004Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Isao Nojiri, Hiroyuki Murai
-
Patent number: 6611468Abstract: In a non-volatile semiconductor memory device, a constant current circuit is arranged in parallel with an NMOS diode converting a detected current on the array cell side to a voltage, and a constant current circuit is arranged in parallel with an NMOS diode converting a detected current on the reference cell side to a voltage. Constant current circuits supply an offset current. Thus, a difference between two input voltages of a differential amplifier increases.Type: GrantFiled: August 20, 2001Date of Patent: August 26, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Isao Nojiri, Atsushi Ohba, Yoshihide Kai
-
Patent number: 6504761Abstract: In the non-volatile semiconductor memory device, for a current mirror for reading out data of a memory cell, a diode-connected transistor and a cut transistor are provided. The diode-connected transistor makes a precharged voltage level lower than a power supply voltage level. The cut transistor reduces current consumption.Type: GrantFiled: August 20, 2001Date of Patent: January 7, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yoshihide Kai, Atsushi Ohba, Isao Nojiri
-
Patent number: 6473343Abstract: A signal amplification circuit according to the present invention includes a current comparison part for generating a voltage in accordance with the difference between the reference current and the memory cell current at the first node and an output level setting part for generating an output signal,at the second node. The output level setting part has the first transistor for supplying a constant current in accordance with the control voltage from the power supply node to the second node and the second transistor for allowing the current in accordance with the voltage of the node to flow from the second node to the ground node. The current which flows through the second transistor is designed to be in balance with the constant current under the condition where the reference current and the memory cell current are in balance.Type: GrantFiled: July 23, 2001Date of Patent: October 29, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Atsushi Ohba, Isao Nojiri, Yoshihide Kai
-
Publication number: 20020118576Abstract: A signal amplification circuit according to the present invention includes a current comparison part for generating a voltage in accordance with the difference between the reference current and the memory cell current at the first node and an output level setting part for generating an output signal at the second node. The output level setting part has the first transistor for supplying a constant current in accordance with the control voltage from the power supply node to the second node and the second transistor for allowing the current in accordance with the voltage of the node to flow from the second node to the ground node. The current which flows through the second transistor is designed to be in balance with the constant current under the condition where the reference current and the memory cell current are in balance.Type: ApplicationFiled: July 23, 2001Publication date: August 29, 2002Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Atsushi Ohba, Isao Nojiri, Yoshihide Kai
-
Publication number: 20020110021Abstract: In the non-volatile semiconductor memory device, for a current mirror for reading out data of a memory cell, a diode-connected transistor and a cut transistor are provided. The diode-connected transistor makes a precharged voltage level lower than a power supply voltage level. The cut transistor reduces current consumption.Type: ApplicationFiled: August 20, 2001Publication date: August 15, 2002Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Yoshihide Kai, Atsushi Ohba, Isao Nojiri
-
Publication number: 20020101775Abstract: In a non-volatile semiconductor memory device, a constant current circuit is arranged in parallel with an NMOS diode converting a detected current on the array cell side to a voltage, and a constant current circuit is arranged in parallel with an NMOS diode converting a detected current on the reference cell side to a voltage. Constant current circuits supply an offset current. Thus, a difference between two input voltages of a differential amplifier increases.Type: ApplicationFiled: August 20, 2001Publication date: August 1, 2002Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Isao Nojiri, Atsushi Ohba, Yoshihide Kai