Patents by Inventor Ja Yol Lee
Ja Yol Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110204944Abstract: There is provided a digital lock detector and a frequency synthesizer using the same. The digital lock detector includes a comparator unit receiving a plurality of control bits, and generating a bit signal to notice a lock condition of the plurality of control bits; a delay cell block generating a plurality of delay signals based on the bit signal, and outputting a clock signal by combining the bit signal and the plurality of delay signals; and a detection unit detecting a shift time of the clock signal, and generating a lock indication signal according to the detection result.Type: ApplicationFiled: April 29, 2011Publication date: August 25, 2011Applicant: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Ja Yol LEE, Seong Do KIM, Mun Yang PARK, Cheon Soo KIM, Hyun Kyu YU
-
Patent number: 7999707Abstract: An apparatus for compensating for an error of a time-to-digital converter (TDC) is disclosed to receive a delay phase from a phase detector including the TDC and a phase error including a TDC error and compensate for the TDC error to have a time resolution higher by N times (N is a natural number). The apparatus includes: a fragmenting and multiplying unit fragmenting the delay phase by N times (N is a natural number) to generate first to (N?1)th fragmented delay phases; an adding unit adding each of the first to the (N?1)th fragmented delay phases to the phase error to generate first to (N?1)th phase errors; and a comparison unit acquiring a phase error compensation value nearest to an actual phase error from the phase error and the first to (N?1)th phase errors.Type: GrantFiled: December 1, 2009Date of Patent: August 16, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Mi Jeong Park, Byung Hun Min, Ja Yol Lee, Hyun Kyu Yu
-
Publication number: 20110148490Abstract: An all digital phase-locked loop (ADPLL) includes: a phase counter accumulating a frequency setting word value and the phase of a digitally controlled oscillator (DCO) clock and detecting a fine phase difference between a reference clock and a retimed clock; a phase detector detecting a digital phase error value compensating for a phase difference between the frequency setting word value and the DCO clock according to the fine phase difference to detect a digital phase error value; a digital loop filter filtering the digital phase error value and controlling PLL operational characteristics; a lock detector generating a lock indication signal according an output of the digital loop filter; a digitally controlled oscillator varying the frequency of the DCO clock according to the output from the digital loop filter; and a retimed clock generator generating the retimed clock by retiming the DCO clock at a low frequency.Type: ApplicationFiled: November 30, 2010Publication date: June 23, 2011Applicant: Electronics and Telecommunications Research InstituteInventors: Ja Yol Lee, Seon Ho Han, Mi Jeong Park, Jang Hong Choi, Seong Do Kim, Hyun Kyu Yu
-
Patent number: 7961038Abstract: A digital proportional integral loop filter is provided. A first proportional amplification unit multiplies a phase error value by a first proportional loop gain, and a first integral amplification unit multiplies a phase error accumulation value by a first integral loop gain. A second proportional amplification unit multiplies the phase error value by a second proportional loop gain, and a second integral amplification unit multiplies the phase error accumulation value by a second integral loop gain. A first offset value generation unit generates a first offset value by subtracting the second proportional loop gain from the first proportional loop gain and multiplying a resulting value by a phase error average value, and a second offset value generation unit generates a second offset value by subtracting the second integral loop gain from the first integral loop gain and multiplying a resulting value by a phase error accumulation average value.Type: GrantFiled: December 4, 2009Date of Patent: June 14, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Mi Jeong Park, Byung Hun Min, Ja Yol Lee, Hyun Kyu Yu
-
Patent number: 7956658Abstract: There is provided a digital lock detector and a frequency synthesizer using the same. The digital lock detector includes a comparator unit receiving a plurality of control bits, and generating a bit signal to notice a lock condition of the plurality of control bits; a delay cell block generating a plurality of delay signals based on the bit signal, and outputting a clock signal by combining the bit signal and the plurality of delay signals; and a detection unit detecting a shift time of the clock signal, and generating a lock indication signal according to the detection result.Type: GrantFiled: October 28, 2009Date of Patent: June 7, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Ja Yol Lee, Seong Do Kim, Mun Yang Park, Cheon Soo Kim, Hyun Kyu Yu
-
Patent number: 7902930Abstract: Provided is a colpitts quadrature voltage controlled oscillator capable of obtaining quadrature orthogonal signals using a quadrature combination between a base and a collector of each transistor, without using an additional circuit such as a coupled transistor, a coupled transformer, a multiphase RC filter, etc. Accordingly, since nonlinearity, increased phase noise, a decrease in the Q-factor of an LC resonator, and increased power consumption can be avoided, a colpitts quadrature voltage controlled oscillator that has low phase noise, low electric power consumption, and a compact size can be implemented.Type: GrantFiled: October 30, 2007Date of Patent: March 8, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Ja Yol Lee, Sang Heung Lee, Hyun Kyu Yu
-
Patent number: 7852165Abstract: A capacitive-degeneration double cross-coupled voltage-controlled oscillator is provided. The capacitive-degeneration double cross-coupled voltage-controlled oscillator includes a main cross-coupled oscillating unit including an oscillation transistor pair cross-coupled to first and second output nodes of a resonating unit to perform an oscillation operation; and an auxiliary cross-coupled oscillating unit including a positive-feedback transistor pair cross-coupled to the first and second output nodes and the transistor pair of the main cross-coupled oscillating unit and a degeneration capacitance connected between emitters of the positive-feedback transistor pair so as to increase a negative resistance of the main cross-coupled oscillating unit. Accordingly, it is possible to increase a maximum attainable oscillation frequency and to decrease an input capacitance.Type: GrantFiled: May 2, 2008Date of Patent: December 14, 2010Assignee: Electronics and Telecommunications Research InstituteInventors: Ja Yol Lee, Sang Heung Lee, Hae Cheon Kim, Hyun Kyu Yu
-
Publication number: 20100271072Abstract: There is provided a digital lock detector and a frequency synthesizer using the same. The digital lock detector includes a comparator unit receiving a plurality of control bits, and generating a bit signal to notice a lock condition of the plurality of control bits; a delay cell block generating a plurality of delay signals based on the bit signal, and outputting a clock signal by combining the bit signal and the plurality of delay signals; and a detection unit detecting a shift time of the clock signal, and generating a lock indication signal according to the detection result.Type: ApplicationFiled: October 28, 2009Publication date: October 28, 2010Applicant: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Ja Yol LEE, Seong Do Kim, Mun Yang Park, Cheon Soo Kim, Hyun Kyu Yu
-
Publication number: 20100144281Abstract: An apparatus and method for removing an interference signal using a selective frequency phase converter are disclosed.Type: ApplicationFiled: December 1, 2009Publication date: June 10, 2010Applicant: Electronics and Telecommunications Research InstituteInventors: Seong Do KIM, Ja Yol LEE, Jae Hoon SHIM, Hyun Kyu YU
-
Publication number: 20100145482Abstract: A digital proportional integral loop filter is provided. A first proportional amplification unit multiplies a phase error value by a first proportional loop gain, and a first integral amplification unit multiplies a phase error accumulation value by a first integral loop gain. A second proportional amplification unit multiplies the phase error value by a second proportional loop gain, and a second integral amplification unit multiplies the phase error accumulation value by a second integral loop gain. A first offset value generation unit generates a first offset value by subtracting the second proportional loop gain from the first proportional loop gain and multiplying a resulting value by a phase error average value, and a second offset value generation unit generates a second offset value by subtracting the second integral loop gain from the first integral loop gain and multiplying a resulting value by a phase error accumulation average value.Type: ApplicationFiled: December 4, 2009Publication date: June 10, 2010Applicant: Electronics and Telecommunications Research InstituteInventors: Mi jeong PARK, Byung Hun Min, Ja Yol Lee, Hyun Kyu Yu
-
Publication number: 20100134195Abstract: There is provided a capacitor having variable capacitance, which forms different capacitances according to a control signal by applying a switch to a metal-oxide-metal (MOM) structure plate capacitor using a CMOS process. The capacitor includes a stack structure including a plurality of metal layers including a first metal layer, and a plurality of dielectric layers respectively interposed between the plurality of metal layers, and a switch part including at least one switch having one side connected to at least one metal layer among the plurality of metal layers other than the first metal layer. The first metal layer and the other side of the switch serve as both terminals of the capacitor, and at least two capacitances are provided between both terminals of the capacitor upon controlling a short/open of the switch.Type: ApplicationFiled: December 2, 2009Publication date: June 3, 2010Applicant: Electronics and Telecommunications Research InstituteInventors: Ja Yol LEE, Byung Hun Min, Seong Do Kim, Hyun Kyu Yu
-
Publication number: 20100134192Abstract: A frequency calibration loop circuit having a pre-set frequency channel word (FCW) command value, a bit inputted to obtain a target frequency in an oscillator and a pre-set minimum division ratio n (n is a constant) of a programmable divider, includes: an oscillator adjusting a oscillation frequency according to control value; a programmable divider dividing the oscillation frequency according to a division ratio; a counter counting the number of clocks of the divided frequency by using a reference frequency; and a frequency detector outputting a value obtained by subtracting the number of the counted clocks from a reference comparison value, a value obtained by dividing a Frequency Channel Word (FCW) command value by a minimum division ratio of the programmable divider, as the control value of the oscillator.Type: ApplicationFiled: October 16, 2009Publication date: June 3, 2010Applicant: Electronics and Telecommunications Research InstituteInventors: Byung Hun MIN, Ja Yol Lee, Seong Do Kim, Cheon Soo Kim, Hyun Kyu Yu
-
Publication number: 20100134335Abstract: An apparatus for compensating for an error of a time-to-digital converter (TDC) is disclosed to receive a delay phase from a phase detector including the TDC and a phase error including a TDC error and compensate for the TDC error to have a time resolution higher by N times (N is a natural number). The apparatus includes: a fragmenting and multiplying unit fragmenting the delay phase by N times (N is a natural number) to generate first to (N?1)th fragmented delay phases; an adding unit adding each of the first to the (N?1)th fragmented delay phases to the phase error to generate first to (N?1)th phase errors; and a comparison unit acquiring a phase error compensation value nearest to an actual phase error from the phase error and the first to (N?1)th phase errors.Type: ApplicationFiled: December 1, 2009Publication date: June 3, 2010Applicant: Electronics and Telecommunications Research InstituteInventors: Mi Jeong Park, Byung Hun Min, Ja Yol Lee, Hyun Kyu Yu
-
Patent number: 7554416Abstract: Provided is an LC resonance voltage-controlled oscillator (VCO) used for a multi-band multi-mode wireless transceiver. In order to generate a multi-band frequency, a capacitor bank and a switchable inductor are included in the LC resonance voltage-controlled oscillator. The LC resonance voltage-controlled oscillator employs an adjustable emitter-degeneration negative resistance cell in place of tail current sources in order to compensate for non-uniform oscillation amplitude caused by the capacitor bank and prevent the degradation of a phase noise due to the tail current sources.Type: GrantFiled: October 2, 2006Date of Patent: June 30, 2009Assignee: Electronics and Telecommunications Research InstituteInventors: Ja Yol Lee, Kwi Dong Kim, Chong Ki Kwon, Jong Dae Kim, Sang Heung Lee, Kyoung Ik Cho
-
Publication number: 20090134944Abstract: A capacitive-degeneration double cross-coupled voltage-controlled oscillator is provided. The capacitive-degeneration double cross-coupled voltage-controlled oscillator includes a main cross-coupled oscillating unit including an oscillation transistor pair cross-coupled to first and second output nodes of a resonating unit to perform an oscillation operation; and an auxiliary cross-coupled oscillating unit including a positive-feedback transistor pair cross-coupled to the first and second output nodes and the transistor pair of the main cross-coupled oscillating unit and a degeneration capacitance connected between emitters of the positive-feedback transistor pair so as to increase a negative resistance of the main cross-coupled oscillating unit. Accordingly, it is possible to increase a maximum attainable oscillation frequency and to decrease an input capacitance.Type: ApplicationFiled: May 2, 2008Publication date: May 28, 2009Applicant: Electronics and Telecommunications Research InstituteInventors: Ja Yol Lee, Sang Heung Lee, Hae Cheon Kim, Hyun Kyu Yu
-
Patent number: 7511581Abstract: A wide-band multimode frequency synthesizer using a Phase Locked Loop (PLL) is provided. The multiband frequency synthesizer includes a multimode prescaler, a phase detector/a charge pump, a swallow type frequency divider, and a switching bank LC tuning voltage-controlled oscillator having wide-band and low phase noise characteristics. The multimode prescaler operates in five modes and divides a signal up to 12 GHz. The wide-band frequency synthesizer can be used in various fields such as WLAN/HYPERLAN/DSRC/UWB systems that operate in the frequency range from 2 GHz to 9 GHz.Type: GrantFiled: December 5, 2006Date of Patent: March 31, 2009Assignee: Electronics and Telecommunications Research InstituteInventors: Ja Yol Lee, Kwi Dong Kim, Chong Ki Kwon, Jong Dae Kim, Sang Heung Lee
-
Patent number: 7414488Abstract: A differential voltage controlled oscillator (VCO) employed in a frequency synthesizer used as a local oscillator of a wireless communication on-chip transmitter/receiver is provided. More particularly, a differential current negative feedback VCO equipped with a current-current negative feedback circuit that suppresses low- and high-frequency noise is provided. A differential current negative feedback VCO includes a resonator determining oscillation frequency, and an oscillator generating negative resistance. In the oscillator of the differential current negative feedback VCO, transistors Q1 and Q2 form a cross-coupled pair, and negative resistance is generated by positive feedback of the cross-coupled pair. And, transistors Q1 and Q3 together with an emitter resistor and a capacitor form a current negative feedback part, and transistors Q2 and Q4 together with an emitter resistor and a capacitor form another current negative feedback part which is disposed opposite to a resonator.Type: GrantFiled: September 11, 2006Date of Patent: August 19, 2008Assignee: Electronics and Telecommunications Research InstituteInventors: Ja Yol Lee, Sang Heung Lee
-
Publication number: 20080129392Abstract: Provided is a colpitts quadrature voltage controlled oscillator capable of obtaining quadrature orthogonal signals using a quadrature combination between a base and a collector of each transistor, without using an additional circuit such as a coupled transistor, a coupled transformer, a multiphase RC filter, etc. Accordingly, since nonlinearity, increased phase noise, a decrease in the Q-factor of an LC resonator, and increased power consumption can be avoided, a colpitts quadrature voltage controlled oscillator that has low phase noise, low electric power consumption, and a compact size can be implemented.Type: ApplicationFiled: October 30, 2007Publication date: June 5, 2008Applicant: Electronics and Telecommunications Research InstituteInventors: Ja Yol Lee, Sang Heung Lee, Hyun Kyu Yu
-
Patent number: 7170355Abstract: Provided is a voltage-controlled oscillator (VCO) using a current feedback network for use in a wireless communication terminal. The voltage-controlled oscillator has high input impedance and low output impedance, so that a degree of isolation from the external load is excellent, thereby preventing degradation of the Q-factor by the load in overall oscillation circuit. In the voltage-controlled oscillator of the present invention, an LC resonator is provided to generate positive feedback, and negative resistance may be obtained at a wider frequency range by tuning a varactor of the LC resonator. And a boosting inductor is inserted into the positive feedback loop to have a greater negative resistance, therefore it is possible to prevent a problem in which the oscillation does not occur due to the parasitic resistance components generated during circuit fabrication.Type: GrantFiled: October 5, 2004Date of Patent: January 30, 2007Assignee: Electronics and Telecommunications Research InstituteInventors: Ja Yol Lee, Sang Heung Lee, Jin Yeong Kang, Seung Hyeub Oh