Patents by Inventor Jack H. Linn
Jack H. Linn has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7223706Abstract: A method of forming a plasma enhanced deposited oxide film on a substrate includes introducing into a chamber containing the substrate silane gas and a dopant gas such as phosphine. The chamber is pressurized and energy is applied to create a plasma. The energy may be a dual frequency energy. The gas rates and pressure are selected to produce a plasma enhanced deposited oxide film on a substrate having a Si—O—Si bond peak absorbance in the IR spectrum of at least 1092 cm?1.Type: GrantFiled: September 30, 2004Date of Patent: May 29, 2007Assignee: Intersil Americas, Inc.Inventors: Katie H. Pentas, Mark D. Bordelon, Jack H. Linn
-
Patent number: 7174626Abstract: A method of making a lead finish incorporating mechanically flattening the plated coating of metal leads. This may be accomplished by mechanical means such as rolling, stamping, peening, coining, forging, or other suitable flattening techniques.Type: GrantFiled: June 30, 1999Date of Patent: February 13, 2007Assignee: Intersil Americas, Inc.Inventors: Mark A. Kwoka, Jack H. Linn
-
Patent number: 7052973Abstract: A bonded semiconductor-on-insulator substrate for an integrated circuit. The bonded semiconductor-on-insulator substrate includes a wafer, a handle wafer and an insulating bond layer. The wafer has a first layer of monocrystalline semiconductor material adjacent a first surface of the wafer. The wafer also has a second layer of undamaged by implantation monocrystalline semiconductor material adjacent a second surface of the wafer. The wafer further has a substantially planar intrinsic gettering zone of substantially pure semiconductor material and active gettering sites positioned between the first and second layers formed by implanting ions of the semiconductor material through the first layer of monocrystalline semiconductor material. The insulating bond layer bonds the handle wafer to the first surface of the wafer.Type: GrantFiled: March 29, 2004Date of Patent: May 30, 2006Assignee: Intersil Americas Inc.Inventors: Jack H. Linn, William H. Speece, Michael G. Shlepr, George V. Rouse
-
Patent number: 6909146Abstract: A silicon-on-insulator integrated circuit comprises a handle die, a substantially continuous and unbroken silicide layer over the handle die, and a substantially continuous and unbroken first dielectric layer overlying one side of the silicide layer. A device silicon layer having an upper surface overlies the first dielectric layer, and a second dielectric layer on the handle die underlies the opposite side of the silicide layer. Interconnected transistors are disposed in and at the upper surface of the device silicon layer. A silicon-on insulator integrated circuit includes a handle die and a first dielectric layer formed on the handle die. A substantially continuous and unbroken silicide layer is formed on the first dielectric layer; the silicide layer has a controlled resistance and provides a diffusion barrier to impurities.Type: GrantFiled: May 21, 1999Date of Patent: June 21, 2005Assignee: Intersil CorporationInventors: Jack H. Linn, Robert K. Lowry, George V. Rouse, James F. Buller
-
Patent number: 6825532Abstract: A bonded semiconductor-on-insulator substrate for an integrated circuit. The bonded semiconductor-on-insulator substrate includes a wafer, a handle wafer and an insulating bond layer. The wafer has a first layer of monocrystalline semiconductor material adjacent a first surface of the wafer. The wafer also has a second layer of undamaged by implantation monocrystalline semiconductor material adjacent a second surface of the wafer. The wafer further has a substantially planar intrinsic gettering zone of substantially pure semiconductor material and active gettering sites positioned between the first and second layers formed by implanting ions of the semiconductor material through the first layer of monocrystalline semiconductor material. The insulating bond layer bonds the handle wafer to the first surface of the wafer.Type: GrantFiled: May 1, 2001Date of Patent: November 30, 2004Assignee: Intersil Americas Inc.Inventors: Jack H. Linn, William H. Speece, Michael G. Shlepr, George V. Rouse
-
Publication number: 20040180512Abstract: A bonded semiconductor-on-insulator substrate for an integrated circuit. The bonded semiconductor-on-insulator substrate includes a wafer, a handle wafer and an insulating bond layer. The wafer has a first layer of monocrystalline semiconductor material adjacent a first surface of the wafer. The wafer also has a second layer of undamaged by implantation monocrystalline semiconductor material adjacent a second surface of the wafer. The wafer further has a substantially planar intrinsic gettering zone of substantially pure semiconductor material and active gettering sites positioned between the first and second layers formed by implanting ions of the semiconductor material through the first layer of monocrystalline semiconductor material. The insulating bond layer bonds the handle wafer to the first surface of the wafer.Type: ApplicationFiled: March 29, 2004Publication date: September 16, 2004Applicant: Intersil Americas Inc.Inventors: Jack H. Linn, William H. Speece, Michael G. Shlepr, George V. Rouse
-
Publication number: 20020189640Abstract: Pre heat-treatment processing of a silicon wafer to grow a hydrophilic oxide layer includes an initial step of contacting the wafer with a pre-clean SC-1 bath, thereby producing a silicon wafer surface that is highly particle free. After a deionized water rinse, the wafer is scoured with an aqueous solution containing hydrofluoric acid and hydrochloric acid to remove metallic-containing oxide from the wafer surface. In order to grow a hydrophilic oxide layer, an SC-2 bath (containing hydrogen peroxide and a dilute concentration of metal-scouring HCl) is used. The resulting hydrophilic silicon oxide layer grown on the surface of the silicon wafer using the combined SC-1→AF/HCL→SC-2 wafer cleaning process has a metal concentration no greater than 1×109. The diffusion length of minority carriers is increased from a range on the order of 500-600 microns to a range on the order of 800-900 microns.Type: ApplicationFiled: June 17, 1999Publication date: December 19, 2002Inventors: JACK H. LINN, GEORGE V. ROUSE, SANA RAFIE, ROBERTA R. NOLAN-LOBMEYER, DIANA LYNN HACKENBERG, STEVEN T. SLASOR, TIMOTHY A. VALADE
-
Patent number: 6465325Abstract: A process for filling a trench having sidewalls and a floor in a semiconductor device or integrated circuit comprises: forming an insulating layer on the sidewalls and floor of a trench in a semiconductor substrate, substantially filling the trench with semiconductor material, removing semiconductor material from an upper portion of the trench, depositing a first layer of BPSG in the upper portion of the trench, heating the substrate to a first temperature greater than about 850° C. and up to about 1100° C., depositing a second layer of BPSG above the first layer of BPSG, and heating the substrate to a second temperature greater than about 850° C. and up to about 1100° C. The first and second BPSG layers each comprises boron and phosphorus in a weight ratio of boron: phosphorus of greater than 1:1.Type: GrantFiled: February 26, 2002Date of Patent: October 15, 2002Assignee: Fairchild Semiconductor CorporationInventors: Rodney S. Ridley, Frank Stensney, John L. Benjamin, Jack H. Linn
-
Patent number: 6455379Abstract: A power trench MOS-gated transistor is constructed with a buried gate to source dielectric inside a gate trench region. In the innovative device, a thick oxide (grown or deposited) is used to define the height of the trench walls. A body region is initially formed by selective epitaxial growth and etch back. Source regions are formed also by selective epitaxial growth. The body is finally formed by selective epitaxial growth and etch back. The oxide is removed from the trench, the trench walls are oxidized to form a gate oxide, and doped polysilicon fills the trench to form a gate. By the formation of the source region using the spacer etch, this process simplifies the fabrication of power trench gated devices, and provides for increased contact surface area without increasing device size.Type: GrantFiled: March 6, 2001Date of Patent: September 24, 2002Assignee: Fairchild Semiconductor CorporationInventors: Linda S. Brush, Jun Zeng, John J. Hackenberg, Jack H. Linn, George V. Rouse
-
Publication number: 20020119639Abstract: A process for filling a trench having sidewalls and a floor in a semiconductor device or integrated circuit comprises: forming an insulating layer on the sidewalls and floor of a trench in a semiconductor substrate, substantially filling the trench with semiconductor material, removing semiconductor material from an upper portion of the trench, depositing a first layer of BPSG in the upper portion of the trench, heating the substrate to a first temperature greater than about 850° C. and up to about 1100° C., depositing a second layer of BPSG above the first layer of BPSG, and heating the substrate to a second temperature greater than about 850° C. and up to about 1100° C. The first and second BPSG layers each comprises boron and phosphorus in a weight ratio of boron: phosphorus of greater than 1:1.Type: ApplicationFiled: February 26, 2002Publication date: August 29, 2002Inventors: Rodney S. Ridley, Frank Stensney, John L. Benjamin, Jack H. Linn
-
Publication number: 20020029473Abstract: A method of making a lead finish incorporating mechanically flattening the plated coating of metal leads. This may be accomplished by mechanical means such as rolling, stamping, peening, coining, forging, or other suitable flattening techniques.Type: ApplicationFiled: June 30, 1999Publication date: March 14, 2002Inventors: MARK A. KWOKA, JACK H. LINN
-
Publication number: 20010022379Abstract: A power trench MOS-gated transistor is constructed with a buried gate to source dielectric inside a gate trench region. In the innovative device, a thick oxide (grown or deposited) is used to define the height of the trench walls. A body region is initially formed by selective epitaxial growth and etch back. Source regions are formed also by selective epitaxial growth. The body is finally formed by selective epitaxial growth and etch back. The oxide is removed from the trench, the trench walls are oxidized to form a gate oxide, and doped polysilicon fills the trench to form a gate. By the formation of the source region using the spacer etch, this process simplifies the fabrication of power trench gated devices, and provides for increased contact surface area without increasing device size.Type: ApplicationFiled: March 6, 2001Publication date: September 20, 2001Applicant: Intersil CorporationInventors: Linda S. Brush, Jun Zeng, John J. Hackenberg, Jack H. Linn, George V. Rouse
-
Publication number: 20010016399Abstract: In a method for forming a bonded semiconductor-on-insulator substrate for the fabrication of semiconductor devices and integrated circuits, a surface of a wafer of a monocrystalline semiconductor material is implanted with ions of the semiconductor material a to a selected depth in the wafer to form, adjacent to the surface, an amorphous layer of the semiconductor material. The layer of amorphous semiconductor material extends to a substantially planar zone disposed at substantially the selected depth and comprising the monocrystalline semiconductor material damaged by lattice defects, i.e., end-of-range implant damage. Undamaged material below the selected depth comprises a first layer of the monocrystalline semiconductor material.Type: ApplicationFiled: May 1, 2001Publication date: August 23, 2001Applicant: HARRIS CORPORATIONInventors: Jack H. Linn, William H. Speece, Michael G. Shlepr, George V. Rouse
-
Patent number: 6255195Abstract: In a method for forming a bonded semiconductor-on-insulator substrate for the fabrication of semiconductor devices and integrated circuits, a surface of a wafer of a monocrystalline semiconductor material is implanted with ions of the semiconductor material a to a selected depth in the wafer to form, adjacent to the surface, an amorphous layer of the semiconductor material. The layer of amorphous semiconductor material extends to a substantially planar zone disposed at substantially the selected depth and comprising the monocrystalline semiconductor material damaged by lattice defects, i.e., end-of-range implant damage. Undamaged material below the selected depth comprises a first layer of the monocrystalline semiconductor material.Type: GrantFiled: February 22, 1999Date of Patent: July 3, 2001Assignee: Intersil CorporationInventors: Jack H. Linn, William H. Speece, Michael G. Shlepr, George V. Rouse
-
Patent number: 6246090Abstract: A power trench MOS-gated transistor is constructed with a buried gate to source dielectric inside a gate trench region. In the innovative device, a thick oxide (grown or deposited) is used to define the height of the trench walls. A body region is initially formed by selective epitaxial growth and etch back. Source regions are formed also by selective epitaxial growth. The body is finally formed by selective epitaxial growth and etch back. The oxide is removed from the trench, the trench walls are oxidized to form a gate oxide, and doped polysilicon fills the trench to form a gate. By the formation of the source region using the spacer etch, this process simplifies the fabrication of power trench gated devices, and provides for increased contact surface area without increasing device size.Type: GrantFiled: March 14, 2000Date of Patent: June 12, 2001Assignee: Intersil CorporationInventors: Linda S. Brush, Jun Zeng, John J. Hackenberg, Jack H. Linn, George V. Rouse
-
Patent number: 5932022Abstract: Pre heat-treatment processing of a silicon wafer to grow a hydrophilic oxide layer includes an initial step of contacting the wafer with a pre-clean SC-1 bath, thereby producing a silicon wafer surface that is highly particle free. After a deionized water rinse, the wafer is scoured with an aqueous solution containing hydrofluoric acid and hydrochloric acid to remove metallic-containing oxide from the wafer surface. In order to grow a hydrophilic oxide layer, an SC-2 bath (containing hydrogen peroxide and a dilute concentration of metal-scouring HCl) is used. The resulting hydrophilic silicon oxide layer grown on the surface of the silicon wafer using the combined SC-1.fwdarw.HF/HCL.fwdarw.SC-2 wafer cleaning process has a metal concentration no greater than 1.times.10.sup.9. The diffusion length of minority carriers is increased from a range on the order of 500-600 microns to a range on the order of 800-900 microns.Type: GrantFiled: April 21, 1998Date of Patent: August 3, 1999Assignee: Harris CorporationInventors: Jack H. Linn, George V. Rouse, Sana Rafie, Roberta R. Nolan-Lobmeyer, Diana Lynn Hackenberg, Steven T. Slasor, Timothy A. Valade
-
Patent number: 5882423Abstract: A gas phase plasma cleaning method is utilized for removing contaminants from the surface of exposed metallic, ceramic and plastic parts on integrated circuits (IC's). A two step method uses a defined gas mixture of argon and oxygen, followed by ammonia and hydrogen. For plastic packages, a two step method using a fluorinated plasma, followed by oxygen and argon is utilized. The gases are separately introduced into a plasma chamber. The argon oxygen mixture is used to remove carbonatious material by chemical reaction and by milling. The ammonia hydrogen mixture is introduced to chemically remove and reduce oxides and phosphates from the metallic parts. The fluorinate is used to remove surface silicon and organo-silicon compounds from the plastic parts, while the oxygen argon mixture removes carbonatious and ionic compounds from the plastic package surface. Surface energies are increased to permit improved adhesion of inks.Type: GrantFiled: November 20, 1996Date of Patent: March 16, 1999Assignee: Harris CorporationInventors: Jack H. Linn, Mike M. Higley
-
Patent number: 5849627Abstract: Low temperature wafer bonding using a chemically reacting material between wafers to form a bonded zone to bond two wafers together. Examples include silicon wafers with a silicon-oxidizing bonding liquid which also permits introduction of radiation hardening dopants and electrically active dopants as constituents of the bonding liquid. Silicon wafers also may use solid reactants which include deposited layers of metal and polysilicon to form silicide bonded zones. Oxidizers such as nitric acid may be used in the bonding liquid, and a bonding liquid may be used in conjunction with a solid bonding reactant. Dielectric layers on silicon wafers may be used when additional silicon is provided for the bonding reactions. Integrated circuits fabricated from such bonded wafers may have buried layers and radiation hardening and buried resistors.Type: GrantFiled: April 28, 1995Date of Patent: December 15, 1998Assignee: Harris CorporationInventors: Jack H. Linn, Robert K. Lowry, George V. Rouse, James F. Buller
-
Patent number: 5837603Abstract: A method of smoothing irregularities in a surface of a semiconductor device using flowable particles which are dispersed onto the surface of the semiconductor device. The irregularities in the surface of the semiconductor device are filled with flowable particles smaller in size than the irregularities which are to be smoothed, and the particles are thereafter heated so that they flow and fill the irregularities, forming a smooth layer of flowable particle material which does not require polishing. The flowable particles may be mixed with non-flowable particles which are encapsulated in the layer of flowable particle material to form a homogeneous layer. The non-flowable particles may be augmentors which modify the properties of the layer. The particles may be dispersed with a spin-on process.Type: GrantFiled: May 8, 1996Date of Patent: November 17, 1998Assignee: HArris CorporationInventors: Jack H. Linn, John J. Hackenberg, David A. DeCrosta
-
Patent number: 5833758Abstract: A method of plasma cleaning semiconductor wafers for subsequent soldering the dice cut from the semiconductor wafers to a substrate. The plasma cleaning removes all contaminants such that the semiconductor dice has improved solderability.Type: GrantFiled: November 20, 1996Date of Patent: November 10, 1998Assignee: Harris CorporationInventors: Jack H. Linn, Mark A. Kwoka