Patents by Inventor Jack H. Yuan
Jack H. Yuan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6532172Abstract: Steering and bit lines (of a flash EEPROM system, for example) are segmented along columns of a memory cell array. In one embodiment, the steering and bit lines of one of their segments are connected at a time to respective global steering and bit lines. The number of rows of memory cells included in individual steering gate segments is a multiple of the number of rows included in individual bit line segments in order to have fewer steering gate segments. This saves considerable circuit area by reducing the number of segment selecting transistors necessary for the steering gates, since these transistors must be larger than those used to select bit line segments in order to handle higher voltages. In another embodiment, local steering gate line segments are combined in order to reduce their number, and the reduced number of each segment is then connected directly with an address decoder, without the necessity of a multiplicity of large switching transistors outside of the decoder to select the segment.Type: GrantFiled: May 31, 2001Date of Patent: March 11, 2003Assignee: SanDisk CorporationInventors: Eliyahou Harari, George Samachisa, Daniel C. Guterman, Jack H. Yuan
-
Publication number: 20030031068Abstract: Rows of memory cells are electrically isolated from one another by trenches formed in the substrate between the rows that are filled with a dielectric, commonly called “shallow trench isolation” or “STI.” Discontinuous source and drain regions of the cells are connected together by column oriented bit lines, preferably made of doped polysilicon, that extend in the column direction on top of the substrate. This structure is implemented in a flash memory array of cells having either one floating gate per cell or at least two floating gates per cell. A process of making a dual-floating gate memory cell array includes etching the word lines twice along their lengths, once to form openings through which source and drain implants are made and in which the conductive bit lines are formed, and second to form individual floating gates with a select transistor gate positioned between them that also serves to erase charge from the adjacent floating gates.Type: ApplicationFiled: October 3, 2002Publication date: February 13, 2003Inventors: Jack H. Yuan, Jacob Haskell
-
Patent number: 6512263Abstract: Rows of memory cells are electrically isolated from one another by trenches formed in the substrate between the rows that are filled with a dielectric, commonly called “shallow trench isolation” or “STI.” Discontinuous source and drain regions of the cells are connected together by column oriented bit lines, preferably made of doped polysilicon, that extend in the column direction on top of the substrate. This structure is implemented in a flash memory array of cells having either one floating gate per cell or at least two floating gates per cell. A process of making a dual-floating gate memory cell array includes etching the word lines twice along their lengths, once to form openings through which source and drain implants are made and in which the conductive bit lines are formed, and second to form individual floating gates with a select transistor gate positioned between them that also serves to erase charge from the adjacent floating gates.Type: GrantFiled: September 22, 2000Date of Patent: January 28, 2003Assignee: SanDisk CorporationInventors: Jack H. Yuan, Jacob Haskell
-
Publication number: 20020181266Abstract: Steering and bit lines (of a flash EEPROM system, for example) are segmented along columns of a memory cell array. In one embodiment, the steering and bit lines of one of their segments are connected at a time to respective global steering and bit lines. The number of rows of memory cells included in individual steering gate segments is a multiple of the number of rows included in individual bit line segments in order to have fewer steering gate segments. This saves considerable circuit area by reducing the number of segment selecting transistors necessary for the steering gates, since these transistors must be larger than those used to select bit line segments in order to handle higher voltages. In another embodiment, local steering gate line segments are combined in order to reduce their number, and the reduced number of each segment is then connected directly with an address decoder, without the necessity of a multiplicity of large switching transistors outside of the decoder to select the segment.Type: ApplicationFiled: May 31, 2001Publication date: December 5, 2002Applicant: SanDisk CorporationInventors: Eliyahou Harari, George Samachisa, Daniel C. Guterman, Jack H. Yuan
-
Patent number: 6458658Abstract: When more than one bit of data are being stored in each memory cell of a flash EEPROM, more than two ranges (states) of some parameter such as cell current are defined. Since all such ranges must be fit into an available total range that is finite, an increased number of individual ranges results in the extent of each range being made smaller. Writing into and reading from these narrower ranges must then be more accurate and reproducible. One factor that limits such accuracy and reproducibility is an increased growth during manufacture of the floating gate oxide along edges exposed from under the floating gates. This undesired increase of floating gate oxide thickness is at least significantly inhibited by forming a dielectric oxygen barrier along the floating gates to shield the gate oxide layers under them from the effects of subsequent oxidation steps performed in the course of manufacturing the integrated circuit.Type: GrantFiled: May 10, 2001Date of Patent: October 1, 2002Assignee: SanDisk CorporationInventors: Jack H. Yuan, Eliyahou Harari
-
Patent number: 6420231Abstract: An EEPROM system having an array of memory cells that individually include two floating gates, bit line source and drain diffusions extending along columns, steering gates also extending along columns and select gates forming word lines along rows of floating gates. The dual gate cell increases the density of data that can be stored. Rather than providing a separate steering gate for each column of floating gates, an individual steering gate is shared by two adjacent columns of floating gates that have a diffusion between them. Processing methods of forming such a cell array include two etching steps to separate strips of conductive material into individual floating gates that are self-aligned with source/drain diffusions and other gate elements. In one embodiment, this is accomplished by two etching steps with separate masks.Type: GrantFiled: July 11, 2000Date of Patent: July 16, 2002Assignee: Sandisk CorporationInventors: Eliyahou Harari, Jack H. Yuan, George Samachisa
-
Patent number: 6344993Abstract: An EEPROM system having an array of memory cells that individually include two floating gates, bit line source and drain diffusions extending along columns, steering gates also extending along columns and select gates forming word lines along rows of floating gates. The dual gate cell increases the density of data that can be stored. Rather than providing a separate steering gate for each column of floating gates, an individual steering gate is shared by two adjacent columns of floating gates that have a diffusion between them. The steering gate is thus shared by two floating gates of different but adjacent memory cells.Type: GrantFiled: July 13, 2001Date of Patent: February 5, 2002Assignee: SanDisk CorporationInventors: Eliyahou Harari, Daniel C. Guterman, George Samachisa, Jack H. Yuan
-
Patent number: 6281075Abstract: When more than one bit of data are being stored in each memory cell of a flash EEPROM, more than two ranges (states) of some parameter such as cell current are defined. Since all such ranges must be fit into an available total range that is finite, an increased number of individual ranges results in the extent of each range being made smaller. Writing into and reading from these narrower ranges must then be more accurate and reproducible. One factor that limits such accuracy and reproducibility is an increased growth during manufacture of the floating gate oxide along edges exposed from under the floating gates. This undesired increase floating gate oxide thickness is at least significantly inhibited by forming a dielectric oxygen barrier along the floating gates to shield the gate oxide layers under them from the effects of subsequent oxidation steps performed in the course of manufacturing the integrated circuit.Type: GrantFiled: January 27, 1999Date of Patent: August 28, 2001Assignee: SanDisk CorporationInventors: Jack H. Yuan, Eliyahou Harari
-
Patent number: 6266278Abstract: An EEPROM system having an array of memory cells that individually include two floating gates, bit line source and drain diffusions extending along columns, steering gates also extending along columns and select gates forming word lines along rows of floating gates. The dual gate cell increases the density of data that can be stored. Rather than providing a separate steering gate for each column of floating gates, an individual steering gate is shared by two adjacent columns of floating gates that have a diffusion between them. The steering gate is thus shared by two floating gates of different but adjacent memory cells.Type: GrantFiled: August 8, 2000Date of Patent: July 24, 2001Assignee: SanDisk CorporationInventors: Eliyahou Harari, Daniel C. Guterman, George Samachisa, Jack H. Yuan
-
Patent number: 6151248Abstract: An EEPROM system having an array of memory cells that individually include two floating gates, bit line source and drain diffusions extending along columns, steering gates also extending along columns and select gates forming word lines along rows of floating gates. The dual gate cell increases the density of data that can be stored. Rather than providing a separate steering gate for each column of floating gates, an individual steering gate is shared by two adjacent columns of floating gates that have a diffusion between them. The steering gate is thus shared by two floating gates of different but adjacent memory cells.Type: GrantFiled: June 30, 1999Date of Patent: November 21, 2000Assignee: SanDisk CorporationInventors: Eliyahou Harari, Daniel C. Guterman, George Samachisa, Jack H. Yuan
-
Patent number: 6103573Abstract: An EEPROM system having an array of memory cells that individually include two floating gates, bit line source and drain diffusions extending along columns, steering gates also extending along columns and select gates forming word lines along rows of floating gates. The dual gate cell increases the density of data that can be stored. Rather than providing a separate steering gate for each column of floating gates, an individual steering gate is shared by two adjacent columns of floating gates that have a diffusion between them. Processing methods of forming such a cell array include two etching steps to separate strips of conductive material into individual floating gates that are self-aligned with source/drain diffusions and other gate elements. In one embodiment, this is accomplished by two etching steps with separate masks.Type: GrantFiled: June 30, 1999Date of Patent: August 15, 2000Assignee: SanDisk CorporationInventors: Eliyahou Harari, Jack H. Yuan, George Samachisa
-
Patent number: 6028336Abstract: As part of a flash EEPROM array on a semiconductor substrate, erase gates are formed in individual trenches between rows of floating gates. The erase gate is positioned along one sidewall of the trench in a manner to be capacitively coupled with the floating gates of one of the rows adjacent the trench but spaced apart from the floating gates of the other row adjacent the trench. In this way, a separate erase gate is provided for each row of floating gates without increasing the size of the array. The erasure of each row can then be individually controlled. Two self-aligned methods of forming such an array are disclosed. One method involves forming a thick insulating layer along one sidewall of the trench and then filling a remaining space adjacent an opposite trench sidewall with polysilicon material forming an erase gate for the row of floating gates adjacent the other sidewall.Type: GrantFiled: August 7, 1997Date of Patent: February 22, 2000Assignee: SanDisk CorporationInventor: Jack H. Yuan
-
Patent number: 5965913Abstract: A memory array of PROM, EPROM or EEPROM cells has each cell formed in a trench of a thick oxide layer deposited on a silicon substrate, in a manner that a significant portion of opposing areas of the floating gate and control gate of each cell which provide capacitive coupling between them are formed vertically. This allows the density of the array to be increased since the amount of semiconductor substrate area occupied by each cell is decreased without having to sacrifice the amount or quality of the capacitive coupling. Further, a technique of forming capacitive coupling between the floating gate and an erase gate in a flash EEPROM array cell with improved endurance is disclosed.Type: GrantFiled: April 18, 1997Date of Patent: October 12, 1999Assignee: SanDisk CorporationInventors: Jack H. Yuan, Gheorghe Samachisa, Daniel C. Guterman, Eliyahou Harari
-
Patent number: 5847425Abstract: A memory array of PROM, EPROM or EEPROM cells has each cell formed in a trench of a thick oxide layer deposited on a silicon substrate, in a manner that a significant portion of opposing areas of the floating gate and control gate of each cell which provide capacitive coupling between them are formed vertically. This allows the density of the array to be increased since the amount of semiconductor substrate area occupied by each cell is decreased without having to sacrifice the amount or quality of the capacitive coupling. Further, a technique of forming capacitive coupling between the floating gate and an erase gate in a flash EEPROM array cell with improved endurance is disclosed.Type: GrantFiled: November 17, 1994Date of Patent: December 8, 1998Assignee: SanDisk CorporationInventors: Jack H. Yuan, Gheorghe Samachisa, Daniel C. Guterman, Eliyahou Harari
-
Patent number: 5756385Abstract: Techniques of forming a flash EEPROM cell array with the size of individual cells being reduced, thereby increasing the number of cells which may be formed on a semiconductor substrate of a given size. Use of dielectric spacers in several steps of the process controls areas being etched or implanted with ions to something smaller than can be obtained by the highest resolution photolithography. Both split-channel and non-split-channel (no select transistor) types of memory cells are included. Example cells employ three polysilicon layers, having separate floating, control and erase gates. A technique of forming the memory cell gates with greater uniformity of conductivity level includes depositing undoped polysilicon and then using ion implantation to introduce the dopant. Field oxide is formed at an early stage in the process by CVD deposition and dry etching. The memory cell array and adjacent peripheral components are formed in a coordinated manner on a single integrated circuit chip.Type: GrantFiled: November 22, 1995Date of Patent: May 26, 1998Assignee: SanDisk CorporationInventors: Jack H. Yuan, Eliyahou Harari, Henry Chien, Gheorghe Samachisa
-
Patent number: 5747359Abstract: Techniques of forming a flash EEPROM cell array with the size of individual cells being reduced, thereby increasing the number of cells which may be formed on a semiconductor substrate of a given size. Use of dielectric spacers in several steps of the process controls areas being etched or implanted with ions to something smaller than can be obtained by the highest resolution photolithography. Both split-channel and non-split-channel (no select transistor) types of memory cells are included. Example cells employ three polysilicon layers, having separate floating, control and erase gates. A technique of forming the memory cell gates with greater uniformity of conductivity level includes depositing undoped polysilicon and then using ion implantation to introduce the dopant. Field oxide is formed at an early stage in the process by CVD deposition and dry etching. The memory cell array and adjacent peripheral components are formed in a coordinated manner on a single integrated circuit chip.Type: GrantFiled: January 23, 1997Date of Patent: May 5, 1998Assignee: SanDisk CorporationInventors: Jack H. Yuan, Eliyahou Harari, Henry Chien, Gheorghe Samachisa
-
Patent number: 5712179Abstract: As part of a flash EEPROM array on a semiconductor substrate, erase gates are formed in individual trenches between rows of floating gates. The erase gate is positioned along one sidewall of the trench in a manner to be capacitively coupled with the floating gates of one of the rows adjacent the trench but spaced apart from the floating gates of the other row adjacent the trench. In this way, a separate erase gate is provided for each row of floating gates without increasing the size of the array. The erasure of each row can then be individually controlled. Two self-aligned methods of forming such an array are disclosed. One method involves forming a thick insulating layer along one sidewall of the trench and then filling a remaining space adjacent an opposite trench sidewall with polysilicon material forming an erase gate for the row of floating gates adjacent the other sidewall.Type: GrantFiled: October 31, 1995Date of Patent: January 27, 1998Assignee: SanDisk CorporationInventor: Jack H. Yuan
-
Patent number: 5677872Abstract: A flash EEPROM is organized on an integrated circuit with individual erase gates being shared by two adjacent blocks (sectors) of memory cells. This reduces the number of erase gates and the complexity of the driving erase circuitry. Each of the two adjacent blocks are individually addressable for erasing. The control gates of the cells within the block that is not to be erased are held at a voltage close to that of the common erase gate, thus preventing their storage states from being disturbed. At the same time, the control gates of the block to be erased are held at a voltage that differs sufficiently from that of the erase gate to cause the erasure. In order to minimize the magnitude of the erase voltages, voltages applied to the common erase gate and the control gates of the block to be erased are substantially equal and of opposite polarities.Type: GrantFiled: July 8, 1996Date of Patent: October 14, 1997Assignee: SanDisk CorporationInventors: George Samachisa, Jack H. Yuan
-
Patent number: 5661053Abstract: Techniques of forming a flash EEPROM cell array with the size of individual cells being reduced, thereby increasing the number of cells which may be formed on a semiconductor substrate of a given size. Use of dielectric spacers in several steps of the process controls areas being etched or implanted with ions to something smaller than can be obtained by the highest resolution photolithography. Both split-channel and non-split-channel (no select transistor) types of memory cells are included. Example cells employ three polysilicon layers, having separate floating, control and erase gates. A technique of forming the memory cell gates with greater uniformity of conductivity level includes depositing undoped polysilicon and then using ion implantation to introduce the dopant. Field oxide is formed at an early stage in the process by CVD deposition and dry etching. The memory cell array and adjacent peripheral components are formed in a coordinated manner on a single integrated circuit chip.Type: GrantFiled: May 25, 1994Date of Patent: August 26, 1997Assignee: SanDisk CorporationInventor: Jack H. Yuan
-
Patent number: 5654217Abstract: Techniques of forming a flash EEPROM cell array with the size of individual cells being reduced, thereby increasing the number of cells which may be formed on a semiconductor substrate of a given size. Use of dielectric spacers in several steps of the process controls areas being etched or implanted with ions to something smaller than can be obtained by the highest resolution photolithography. Both split-channel and non-split-channel (no select transistor) types of memory cells are included. Example cells employ three polysilicon layers, having separate floating, control and erase gates. A technique of forming the memory cell gates with greater uniformity of conductivity level includes depositing undoped polysilicon and then using ion implantation to introduce the dopant. Field oxide is formed at an early stage in the process by CVD deposition and dry etching. The memory cell array and adjacent peripheral components are formed in a coordinated manner on a single integrated circuit chip.Type: GrantFiled: March 30, 1995Date of Patent: August 5, 1997Assignee: SanDisk CorporationInventors: Jack H. Yuan, Eliyahou Harari, Henry Chien, Gheorghe Samachisa