Patents by Inventor Jack Mandelman
Jack Mandelman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8598641Abstract: A semiconductor device and a method of fabricating a semiconductor device, wherein the method includes forming, on a substrate, a plurality of planarized fin bodies to be used for customized fin field effect transistor (FinFET) device formation; forming a nitride spacer around each of the plurality of fin bodies; forming an isolation region in between each of the fin bodies; and coating the plurality of fin bodies, the nitride spacers, and the isolation regions with a protective film. The fabricated semiconductor device is adapted to be used in customized applications as a customized semiconductor device.Type: GrantFiled: November 2, 2011Date of Patent: December 3, 2013Assignee: International Business Machines CorporationInventors: Howard H. Chen, Louis C. Hsu, Jack A. Mandelman, Chun-Yung Sung
-
Patent number: 8587062Abstract: A field effect transistor (FET) with an adjacent body contact, a SOI IC with circuits including the FETs and a method of fabricating the ICs. Device islands are formed in the silicon surface layer of a SOI wafer. Gates are defined on the wafer. Body contacts are formed in a perimeter conductive region adjacent to the gates. The body contacts may be either a silicide strap along the gate sidewall at one side of the FET or a separate contact separated from the gate by a dielectric stripe at one side of the FET. Separate contacts may be connected to a bias supply.Type: GrantFiled: March 26, 2007Date of Patent: November 19, 2013Assignee: International Business Machines CorporationInventors: Jack A. Mandelman, Haining S. Yang
-
Patent number: 8580646Abstract: Field effect transistors and method for forming filed effect transistors. The field effect transistors including: a gate dielectric on a channel region in a semiconductor substrate; a gate electrode on the gate dielectric; respective source/drains in the substrate on opposite sides of the channel region; sidewall spacers on opposite sides of the gate electrode proximate to the source/drains; and wherein the sidewall spacers comprise a material having a dielectric constant lower than that of silicon dioxide and capable of absorbing laser radiation.Type: GrantFiled: November 18, 2010Date of Patent: November 12, 2013Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Louis Lu-Chen Hsu, Jack A. Mandelman, William R. Tonti
-
Patent number: 8536632Abstract: Embodiments of the invention provide a relatively uniform width fin in a Fin Field Effect Transistors (FinFETs) and apparatus and methods for forming the same. A fin structure may be formed such that the surface of a sidewall portion of the fin structure is normal to a first crystallographic direction. Tapered regions at the end of the fin structure may be normal to a second crystal direction. A crystallographic dependent etch may be performed on the fin structure. The crystallographic dependent etch may remove material from portions of the fin normal to the second crystal direction relatively faster, thereby resulting in a relatively uniform width fin structure.Type: GrantFiled: February 14, 2012Date of Patent: September 17, 2013Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Louis L. Hsu, Jack A. Mandelman, John Edward Sheets, II
-
Patent number: 8300452Abstract: A digital logic storage structure includes cross coupled first and second complementary metal oxide semiconductor (CMOS) inverters formed on a semiconductor substrate, the CMOS inverters including a first storage node and a second storage node that is the logical complement of the first storage node; both of the first and second storage nodes each selectively coupled to a deep trench capacitor through a switching transistor, with the switching transistors controlled by a common capacitance switch line coupled to gate conductors thereof; wherein, in a first mode of operation, the switching transistors are rendered nonconductive so as to isolate the deep trench capacitors from the inverter storage nodes and, in a second mode of operation, the switching transistors are rendered conductive so as to couple the deep trench capacitors to their respective storage nodes, thereby providing increased resistance of the storage nodes to single event upsets (SEUs).Type: GrantFiled: March 17, 2011Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Ethan H. Cannon, Toshiharu Furukawa, David Horak, Charles W. Koburger, III, Jack A. Mandelman
-
Patent number: 8179694Abstract: A system for protecting an electronic device from cosmic rays includes a frame in which the circuit is disposed, a cosmic ray detection circuit and a protection circuit. The cosmic ray detection circuit is supported by the frame and is spaced apart from the circuit. The cosmic ray detection circuit is configured to assert an incoming cosmic ray signal when a cosmic ray interacts with the cosmic ray detection device. The protection circuit is coupled to the incoming cosmic ray signal and is configured to cause the electronic device to enter a protected state when the cosmic ray signal is asserted.Type: GrantFiled: March 14, 2008Date of Patent: May 15, 2012Assignee: International Business Machines CorporationInventors: Mark A. Bransford, Jack A. Mandelman
-
Publication number: 20120043597Abstract: A semiconductor device and a method of fabricating a semiconductor device, wherein the method comprises forming, on a substrate, a plurality of planarized fin bodies to be used for customized fin field effect transistor (FinFET) device formation; forming a nitride spacer around each of the plurality of fin bodies; forming an isolation region in between each of the fin bodies; and coating the plurality of fin bodies, the nitride spacers, and the isolation regions with a protective film. The fabricated semiconductor device is used in customized applications as a customized semiconductor device.Type: ApplicationFiled: November 2, 2011Publication date: February 23, 2012Applicant: International Business Machines CorporationInventors: Howard H. Chen, Louis C. Hsu, Jack A. Mandelman, Chun-Yung Sung
-
Patent number: 8120095Abstract: The present invention provides two-transistor silicon-oxide-nitride-oxide-semiconductor (2-Tr SONOS) non-volatile memory cells with randomly accessible storage locations as well as a design structure including the semiconductor memory devices embodied in a machine readable medium. In one embodiment, a 2-Tr SONOS cell is provided in which the select transistor is located with a trench structure having trench depth from 1 to 2 ?m and the memory transistor is located on a surface of a semiconductor substrate adjoining the trench structure. In another embodiment, a 2-Tr SONOS memory cell is provided in which both the select transistor and the memory transistor are located within a trench structure having the depth mentioned above.Type: GrantFiled: December 13, 2007Date of Patent: February 21, 2012Assignee: International Business Machines CorporationInventors: Herbert L. Ho, Jack A. Mandelman, Tak H. Ning, Yoichi Otani
-
Patent number: 8076190Abstract: A semiconductor device and a method of fabricating a semiconductor device is disclosed, the method comprises including: forming etching an oxide layer to form a pattern of parallel oxide bars on a substrate; forming nitride spacers on side walls of the parallel oxide bars, with gaps remaining between adjacent nitride spacers; forming silicon pillars in the gaps; removing the nitride spacers to form a plurality of fin bodies; forming an isolation region in between each of the fin bodies; and coating the plurality of fin bodies, the nitride spacers, and the isolation regions with a protective film.Type: GrantFiled: August 4, 2009Date of Patent: December 13, 2011Assignee: International Business Machines CorporationInventors: Howard H. Chen, Louis C. Hsu, Jack A. Mandelman, Chun-Yung Sung
-
Patent number: 8008713Abstract: A semiconductor memory device in which a vertical trench semiconductor-oxide-nitride-oxide-semiconductor (SONOS) memory cell is created in a semiconductor-on-insulator (SOI) substrate is provided that allows for the integration of dense non-volatile random access memory (NVRAM) cells in SOI-based complementary metal oxide semiconductor (CMOS) technology. The trench is processed using conventional trench processing and it is processed near the beginning of the inventive method that allows for the fabrication of the memory cell to be fully separated from SOI logic processing.Type: GrantFiled: March 25, 2009Date of Patent: August 30, 2011Assignee: International Business Machines CorporationInventors: David M. Dobuzinsky, Herbert L. Ho, Jack A. Mandelman, Yoichi Otani
-
Patent number: 7977766Abstract: Trench anti-fuse structures, design structures embodied in a machine readable medium for designing, manufacturing, or testing a programmable integrated circuit. The anti-fuse structure includes a trench having a plurality of sidewalls that extend into a substrate, a doped region in the semiconductor material of the substrate proximate to the sidewalls of the trench, a conductive plug in the trench, and a dielectric layer on the sidewalls of the trench. The dielectric layer is disposed between the conductive plug and the doped region. The dielectric layer is configured so that a programming voltage applied between the doped region and the conductive plug causes a breakdown of the dielectric layer within a region of the trench. The trench sidewalls are arranged with a cross-sectional geometrical shape that is independent of position between a bottom wall of the deep trench and a top surface of the substrate.Type: GrantFiled: August 7, 2009Date of Patent: July 12, 2011Assignee: International Business Machines CorporationInventors: Roger A. Booth, Jr., Kangguo Cheng, Jack A. Mandelman, William R. Tonti
-
Publication number: 20110163365Abstract: A digital logic storage structure includes cross coupled first and second complementary metal oxide semiconductor (CMOS) inverters formed on a semiconductor substrate, the CMOS inverters including a first storage node and a second storage node that is the logical complement of the first storage node; both of the first and second storage nodes each selectively coupled to a deep trench capacitor through a switching transistor, with the switching transistors controlled by a common capacitance switch line coupled to gate conductors thereof; wherein, in a first mode of operation, the switching transistors are rendered nonconductive so as to isolate the deep trench capacitors from the inverter storage nodes and, in a second mode of operation, the switching transistors are rendered conductive so as to couple the deep trench capacitors to their respective storage nodes, thereby providing increased resistance of the storage nodes to single event upsets (SEUs).Type: ApplicationFiled: March 17, 2011Publication date: July 7, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ethan H. Cannon, Toshiharu Furukawa, David Horak, Charles W. Koburger, III, Jack A. Mandelman
-
Patent number: 7965540Abstract: A digital logic storage structure includes cross coupled first and second complementary metal oxide semiconductor (CMOS) inverters formed on a semiconductor substrate, the CMOS inverters including a first storage node and a second storage node that is the logical complement of the first storage node; both of the first and second storage nodes each selectively coupled to a deep trench capacitor through a switching transistor, with the switching transistors controlled by a common capacitance switch line coupled to gate conductors thereof; wherein, in a first mode of operation, the switching transistors are rendered nonconductive so as to isolate the deep trench capacitors from the inverter storage nodes and, in a second mode of operation, the switching transistors are rendered conductive so as to couple the deep trench capacitors to their respective storage nodes, thereby providing increased resistance of the storage nodes to single event upsets (SEUs).Type: GrantFiled: March 26, 2008Date of Patent: June 21, 2011Assignee: International Business Machines CorporationInventors: Ethan H. Cannon, Toshiharu Furukawa, David Horak, Charles W. Koburger, III, Jack A. Mandelman
-
Patent number: 7916531Abstract: In a first aspect, a first apparatus is provided. The first apparatus is a memory element that includes (1) one or more MOSFETs each including a dielectric material having a dielectric constant of about 3.9 to about 25; and (2) control logic coupled to at least one of the one or more MOSFETs. The control logic is adapted to (a) cause the memory element to operate in a first mode to store data; and (b) cause the memory element to operate in a second mode to change a threshold voltage of at least one of the one or more MOSFETs from an original threshold voltage to a changed threshold voltage such that the changed threshold voltage affects data stored by the memory element when operated in the first mode. Numerous other aspects are provided.Type: GrantFiled: January 12, 2009Date of Patent: March 29, 2011Assignee: International Business Machines CorporationInventors: Wagdi W. Abadeer, Anthony R Bonaccio, Jack A Mandelman, William R. Tonti, Sebastian T Ventrone
-
Patent number: 7906390Abstract: A CMOS device and method of forming the CMOS device. The device including a source and a drain formed in a semiconductor substrate, the source and the drain and separated by a channel region of the substrate; a gate dielectric formed on a top surface of the substrate and a very thin metal or metal alloy gate electrode formed on a top surface of the gate dielectric layer, a polysilicon line abutting and in electrical contact with the gate electrode, the polysilicon line thicker than the gate electrode. The method including, forming the gate electrode by forming a trench above the channel region and depositing metal into the trench.Type: GrantFiled: July 20, 2007Date of Patent: March 15, 2011Assignee: International Business Machines CorporationInventors: Jack A. Mandelman, William Robert Tonti
-
Patent number: 7893485Abstract: A semiconductor memory device and a design structure including the semiconductor memory device embodied in a machine readable medium is provided. In particular the present invention includes a semiconductor memory device in which a vertical trench semiconductor-oxide-nitride-oxide-semiconductor (SONOS) memory cell is created in a semiconductor-on-insulator (SOI) substrate is provided that allows for the integration of dense non-volatile random access memory (NVRAM) cells in SOI-based complementary metal oxide semiconductor (CMOS) technology. The trench is processed using conventional trench processing and it is processed near the beginning of the inventive method that allows for the fabrication of the memory cell to be fully separated from SOI logic processing.Type: GrantFiled: December 13, 2007Date of Patent: February 22, 2011Assignee: International Business Machines CorporationInventors: David M. Dobuzinsky, Herbert L. Ho, Jack A. Mandelman, Yoichi Otani
-
Patent number: 7868374Abstract: An epitaxial semiconductor layer or a stack of a silicon germanium alloy layer and an epitaxial strained silicon layer is formed on outer sidewalls of a porous silicon portion on a substrate. The porous silicon portion and any silicon germanium alloy material are removed and a semitubular epitaxial semiconductor structure in a three-walled configuration is formed. A semitubular field effect transistor comprising inner and outer gate dielectric layers, an inner gate electrode, an outer gate electrode, and source and drain regions is formed on the semitubular epitaxial semiconductor structure. The semitubular field effect transistor may operate as an SOI transistor with a tighter channel control through the inner and outer gate electrodes, or as a memory device storing electrical charges in the body region within the semitubular epitaxial semiconductor structure.Type: GrantFiled: February 21, 2008Date of Patent: January 11, 2011Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Lawrence A. Clevenger, Timothy J. Dalton, Louis L. Hsu, Jack A. Mandelman
-
Patent number: 7816728Abstract: The present invention provides two-transistor silicon-oxide-nitride-oxide-semiconductor (2-Tr SONOS) non-volatile memory cells with randomly accessible storage locations as well as method of fabricating the same. In one embodiment, a 2-Tr SONOS cell is provided in which the select transistor is located within a trench structure having trench depth from 1 to 2 ?m and the memory transistor is located on a surface of a semiconductor substrate adjoining the trench structure. In another embodiment, a 2-Tr SONOS memory cell is provided in which both the select transistor and the memory transistor are located within a trench structure having the depth mentioned above.Type: GrantFiled: April 12, 2005Date of Patent: October 19, 2010Assignee: International Business Machines CorporationInventors: Herbert L. Ho, Jack A. Mandelman, Tak H. Ning, Yoichi Otani
-
Patent number: 7812397Abstract: A MOSFET structure includes a planar semiconductor substrate, a gate dielectric and a gate. A UT SOI channel extends to a first depth below the top surface of the substrate and is self-aligned to and is laterally coextensive with the gate. Source-drain regions, extend to a second depth greater than the first depth below the top surface, and are self-aligned to the UT channel region. A BOX1 region extends across the entire structure, and vertically from the second depth to a third depth below the top surface. An upper portion of a BOX2 region under the UT channel region is self-aligned to and is laterally coextensive with the gate, and extends vertically from the first depth to a third depth below the top surface, and where the third depth is greater than the second depth.Type: GrantFiled: July 1, 2008Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventors: Changguo Cheng, Dureseti Chidambarrao, Brian Joseph Greene, Jack A. Mandelman, Kern Rim
-
Patent number: 7807526Abstract: The present invention provides two-transistor silicon-oxide-nitride-oxide-semiconductor (2-Tr SONOS) non-volatile memory cells with randomly accessible storage locations as well as method of fabricating the same. In one embodiment, a 2-Tr SONOS cell is provided in which the select transistor is located with a trench structure having trench depth from 1 to 2 ?m and the memory transistor is located on a surface of a semiconductor substrate adjoining the trench structure. In another embodiment, a 2-Tr SONOS memory cell is provided in which both the select transistor and the memory transistor are located within a trench structure having the depth mentioned above.Type: GrantFiled: October 30, 2007Date of Patent: October 5, 2010Assignee: International Business Machines CorporationInventors: Herbert L. Ho, Jack A. Mandelman, Tak H. Ning, Yoichi Otani