Patents by Inventor Jack Yeh
Jack Yeh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6787418Abstract: A method of making the selection gate in a split-gate flash EEPROM cell forms a selection gate on a trench sidewall of a semiconductor substrate to minimize the sidewise dimension of the selection gate and to maintain the channel length. The disclosed method includes the steps of: forming a trench on a semiconductor substrate on one side of a suspending gate structure; forming an inter polysilicon dielectric layer on the sidewall of the suspending gate structure and the trench; and forming a polysilicon spacer on the inter polysilicon dielectric layer as the selection gate. Such a split-gate flash EEPROM cell can produce ballistic hot electrons, improving the data writing efficiency and lowering the writing voltage.Type: GrantFiled: January 31, 2003Date of Patent: September 7, 2004Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wen-Ting Chu, Jack Yeh, Chrong-Jung Lin
-
Patent number: 6635922Abstract: A method is provided to form a sharp poly tip to improve the speed of a split-gate flash memory. The sharp poly tip is provided in place of the conventional gate bird's beak (GBB) because the latter requires the forming of thick poly-oxide which is more and more difficult in the miniaturized circuits of the ultra scale integrated technology. Furthermore, it is well known that GBB encroaches under the gate edge in a split-gate flash and degrades the programmability of submicron memory cells. The sharp poly tip of the invention is provided by forming a tapered floating gate through a high pressure etch such that the tip of the upper edge of the floating gate under the poly oxide is sharper and more robust, and, therefore, less susceptible to damage during the manufacture of the cell. The invention is also directed to a semiconductor device fabricated by the disclosed method.Type: GrantFiled: September 5, 2000Date of Patent: October 21, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chia-Ta Hsieh, Yai-Fen Lin, Hung-Cheng Sung, Jack Yeh, Di-Son Kuo
-
Publication number: 20030157770Abstract: A method of making the selection gate in a split-gate flash EEPROM cell forms a selection gate on a trench sidewall of a semiconductor substrate to minimize the sidewise dimension of the selection gate and to maintain the channel length. The disclosed method includes the steps of: forming a trench on a semiconductor substrate on one side of a suspending gate structure; forming an inter polysilicon dielectric layer on the sidewall of the suspending gate structure and the trench; and forming a polysilicon spacer on the inter polysilicon dielectric layer as the selection gate. Such a split-gate flash EEPROM cell can produce ballistic hot electrons, improving the data writing efficiency and lowering the writing voltage.Type: ApplicationFiled: January 31, 2003Publication date: August 21, 2003Inventors: Wen-Ting Chu, Jack Yeh, Chrong-Jung Lin
-
Patent number: 6544828Abstract: A method for improving the endurance and robustness of high voltage NMOS devices by forming a conductive field plate at the edge of a shallow trench isolation region at the drain side only is described. Active areas are separated by isolation regions in a substrate. A gate oxide layer is grown on the active areas. A conducting layer is deposited overlying the gate oxide layer and patterned to form gate electrodes in the active areas and to form conductive strips overlapping both the active areas and the isolation areas at an isolation's edge on a drain side of the active areas wherein the conductive strips reduce the electric field at the isolation's edge in the fabrication of an integrated circuit device.Type: GrantFiled: November 7, 2001Date of Patent: April 8, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Wen-Ting Chu, Di-Son Kuo, Jack Yeh, Chia-Ta Hsieh, Chrong-Jung Lin, Sheng-Wei Tsaur
-
Patent number: 6465836Abstract: Within both a split gate field effect transistor (FET) device and a method for fabricating the split gate field effect transistor (FET) device there is formed within a semiconductor substrate a trench within whose sidewall is fully contained a channel region within the split gate field effect transistor (FET) device. Similarly, there is also formed within the split gate field effect transistor a floating gate electrode within the trench and covering within the trench a lower sub-portion of the channel region. Finally, the floating gate electrode in turn has formed vertically and horizontally overlapping thereover within the trench a control gate electrode which covers an upper sub-portion of the channel. The split gate field effect transistor (FET) device is fabricated with enhanced areal density and enhanced performance.Type: GrantFiled: March 29, 2001Date of Patent: October 15, 2002Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Chrong Jung Lin, Sheng-Wei Tsao, Di-Son Kuo, Jack Yeh, Wen-Ting Chu, Chung-Li Chang, Chia-Ta Hsieh
-
Patent number: 6465841Abstract: A method is disclosed to form a split-gate flash memory cell having nitride spacers formed on a pad oxide and prior the forming of an inter-poly oxide layer thereover. In this manner, any damage that would normally occur to the inter-poly oxide during the etching of the nitride spacers subsequent to the forming of the inter-poly oxide is avoided. Consequently, the variation in the thickness of the inter-poly oxide due to the unpredictable damage to the underlying spacers is also avoided by reversing the order in which the spacers and the inter-poly oxide are formed, including the forming of the pad oxide first. As a result, variation in the erase speed of the inter-gate flash memory cell is prevented, both for cells fabricated on the same wafer as well as on different wafers on same or different production lines.Type: GrantFiled: November 13, 2000Date of Patent: October 15, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chia-Ta Hsieh, Yai-Fen Lin, Hung-Cheng Sung, Jack Yeh, Di-Son Kuo
-
Publication number: 20020140022Abstract: Within both a split gate field effect transistor (FET) device and a method for fabricating the split gate field effect transistor (FET) device there is formed within a semiconductor substrate a trench within whose sidewall is fully contained a channel region within the split gate field effect transistor (FET) device. Similarly, there is also formed within the split gate field effect transistor a floating gate electrode within the trench and covering within the trench a lower sub-portion of the channel region. Finally, the floating gate electrode in turn has formed vertically and horizontally overlapping thereover within the trench a control gate electrode which covers an upper sub-portion of the channel. The split gate field effect transistor (FET) device is fabricated with enhanced areal density and enhanced performance.Type: ApplicationFiled: March 29, 2001Publication date: October 3, 2002Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chrong Jung Lin, Sheng-Wei Tsao, Di-Son Kuo, Jack Yeh, Wen-Ting Chu, Chung-Li Chang, Chia-Ta Hsieh
-
Publication number: 20020109181Abstract: A split-gate flash memory cell having a three-dimensional source capable of three-dimensional coupling with the floating gate of the cell, as well as a method of forming the same are provided. This is accomplished by first forming an isolation trench, lining it with a conformal oxide, then filling with an isolation oxide and then etching the latter to form a three-dimensional coupling region in the upper portion of the trench. A floating gate is next formed by first filling the three-dimensional region of the trench with polysilicon and etching it. The control gate is formed over the floating gate with an intervening inter-poly oxide. The floating gate forms legs extending into the three-dimensional coupling region of the trench thereby providing a three-dimensional coupling with the source which also assumes a three-dimensional region. The leg or the side-wall of the floating gate forming the third dimension provides the extra area through which coupling between the source and the floating gate is increased.Type: ApplicationFiled: April 9, 2002Publication date: August 15, 2002Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Chia-Ta Hsieh, Yai-Fen Lin, Di-Son Kuo, Hung-Cheng Sung, jack Yeh
-
Patent number: 6403494Abstract: A method is disclosed for forming a split-gate flash memory cell where the floating gate of the cell is self-aligned to a shallow trench isolation (STI), which in turn makes it self-aligned to source and to word line. This will advantageously affect a shrinkage in the size of the memory cell. In a first embodiment, the close self-alignment is made possible through a new use of an anti-reflective coating (ARC) in the various process steps of the making of the cell. In the second embodiment, a low-viscosity material is used in such a manner so as to enable self-alignment of the floating gate to the STI in a simple way.Type: GrantFiled: August 14, 2000Date of Patent: June 11, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Wen-Ting Chu, Di-Son Kuo, Jack Yeh, Chia-Ta Hsieh, Chuan-Li Chang
-
Patent number: 6380583Abstract: A split-gate flash memory cell having a three-dimensional source capable of three-dimensional coupling with the floating gate of the cell, as well as a method of forming the same are provided. This is accomplished by first forming an isolation trench, lining it with a conformal oxide, then filling with an isolation oxide and then etching the latter to form a three-dimensional coupling region in the upper portion of the trench. A floating gate is next formed by first filling the three-dimensional region of the trench with polysilicon and etching it. The control gate is formed over the floating gate with an intervening inter-poly oxide. The floating gate forms legs extending into the three-dimensional coupling region of the trench thereby providing a three-dimensional coupling with the source which also assumes a three-dimensional region. The leg or the side-wall of the floating gate forming the third dimension provides the extra area through which coupling between the source and the floating gate is increased.Type: GrantFiled: October 6, 2000Date of Patent: April 30, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chia-Ta Hsieh, Yai-Fen Lin, Di-Son Kuo, Hung-Cheng Sung, Jack Yeh
-
Patent number: 6355527Abstract: A method is provided for forming a split-gate flash memory cell having reduced size, increased coupling ratio and improved program speed. A split-gate cell is also provided where the a first polysilicon layer forms the floating gate disposed over an intervening intergate oxide formed over a second polysilicon layer forming the control gate. However, the second polysilicon layer is also formed over the source region and overlying the other otherwise exposed portion of the floating gate such that this additional poly line now shares the voltage between the source and the floating gate, thereby reducing punch-through and junction breakdown voltages. In addition, the presence of another poly wall along the floating gate increases the coupling ratio between the source and the floating gate, which in turn improves program speed of the split-gate flash memory cell.Type: GrantFiled: May 19, 1999Date of Patent: March 12, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Yai-Fen Lin, Chia-Ta Hsieh, Hung-Cheng Sung, Jack Yeh, Di-Son Kuo
-
Patent number: 6333228Abstract: A method is provided to improve the control of bird's beak profile of poly in a split gate flash memory cell. The control of the bird's beak profile is achieved in a first embodiment where the polycrystalline layer of the floating gate is annealed at a high temperature. The annealing promotes small grain size and hence smoother surface in the polysilicon, which in turn promotes sharper poly tip. The smoother poly surface also results in thinner inter-poly between the floating gate and the control gate, which together with the sharp poly tip, enhances the erase speed of the split-gate flash memory cell. In a second embodiment, the performance is further enhanced by providing an amorphous silicon for the floating gate, because the amorphous nature of the silicon yields a very smooth surface. This smooth surface is transferred to the recrystallized state of the silicon layer through annealing. Thus, a good control for the bird's beak is achieved.Type: GrantFiled: March 24, 2000Date of Patent: December 25, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chia-Ta Hsieh, Yai-Fen Lin, Hung-Cheng Sung, Jack Yeh, Wen-Ting Chu, Di-Son Kuo
-
Patent number: 6297099Abstract: A method of fabricating a floating gate/word line device, comprising the following steps. A semiconductor structure is provided. A floating gate portion is formed over the semiconductor structure. The floating gate portion having side walls and a top surface. A poly-oxide portion is formed over the top surface of the floating gate. An interpoly oxide layer is formed over the semiconductor structure, the poly-oxide portion and the poly-oxide portion. The interpoly oxide layer having an initial thickness and includes: a word line region portion over at least a portion of the semiconductor structure adjacent the floating gate portion; side wall area portions over the floating gate portion side walls; and a top portion over the poly-oxide portion. The initial thickness of the top portion of the interpoly oxide layer is reduced to a second thickness without reducing the initial thickness of the interpoly oxide word line region portion or an appreciable portion of the interpoly oxide side wall area portion.Type: GrantFiled: January 19, 2001Date of Patent: October 2, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chia-Ta Hsieh, Di-Son Kuo, Jack Yeh, Chrong Jung Lin, Wen-Ting Chu, Chung-Li Chang
-
Publication number: 20010012662Abstract: A split-gate flash memory cell having self-aligned source and floating gate self-aligned to control gate is disclosed as well as a method of forming the same. This is accomplished by depositing over a gate oxide layer on a silicon substrate a poly-1 layer to form a vertical control gate followed by depositing a poly-2 layer to form a spacer floating gate adjacent to the control gate with an intervening intergate oxide layer. The source is self-aligned and the floating gate is also formed to be self-aligned to the control gate, thus making it possible to reduce the cell size. The resulting self-aligned source alleviates punch-through from source to control gate while the self-aligned floating gate with respect to the control gate provides improved programmability. The method also replaces the conventional poly oxidation process thereby yielding improved sharp peak of floating gate for improved erasing and writing of the split-gate flash memory cell.Type: ApplicationFiled: March 30, 2001Publication date: August 9, 2001Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Chia-Ta Hsieh, Hung-Cheng Sung, Yia-Fen Lin, Jack Yeh, Di-Son Kuo
-
Patent number: 6228695Abstract: A split-gate flash memory cell having self-aligned source and floating gate self-aligned to control gate is disclosed as well as a method of forming the same. This is accomplished by depositing over a gate oxide layer on a silicon substrate a poly-1 layer to form a vertical control gate followed by depositing a poly-2 layer to form a spacer floating gate adjacent to the control gate with an intervening intergate oxide layer. The source is self-aligned and the floating gate is also formed to be self-aligned to the control gate, thus making it possible to reduce the cell size. The resulting self-aligned source alleviates punch-through from source to control gate while the self-aligned floating gate with respect to the control gate provides improved programmability. The method also replaces the conventional poly oxidation process thereby yielding improved sharp peak of floating gate for improved erasing and writing of the split-gate flash memory cell.Type: GrantFiled: May 27, 1999Date of Patent: May 8, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chia-Ta Hsieh, Hung-Cheng Sung, Yai-Fen Lin, Jack Yeh, Di-Son Kuo
-
Patent number: 6174772Abstract: A method is disclosed to form a split-gate flash memory cell having nitride spacers formed on a pad oxide and prior the forming of an inter-poly oxide layer thereover. In this manner, any damage that would normally occur to the inter-poly oxide during the etching of the nitride spacers subsequent to the forming of the inter-poly oxide is avoided. Consequently, the variation in the thickness of the inter-poly oxide due to the unpredictable damage to the underlying spacers is also avoided by reversing the order in which the spacers and the inter-poly oxide are formed, including the forming of the pad oxide first. As a result, variation in the erase speed of the inter-gate flash memory cell is prevented, both for cells fabricated on the same wafer as well as on different wafers on same or different production lines.Type: GrantFiled: July 6, 1999Date of Patent: January 16, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chia-Ta Hsieh, Yai-Fen Lin, Hung-Cheng Sung, Jack Yeh, Di-Son Kuo
-
Patent number: 6165845Abstract: A method is provided to form a sharp poly tip to improve the speed of a split-gate flash memory. The sharp poly tip is provided in place of the conventional gate bird's beak (GBB) because the latter requires the forming of thick poly-oxide which is more and more difficult in the miniaturized circuits of the ultra scale integrated technology. Furthermore, it is well known that GBB encroaches under the gate edge in a split-gate flash and degrades the programmability of submicron memory cells. The sharp poly tip of the invention is provided by forming a tapered floating gate through a high pressure etch such that the tip of the upper edge of the floating gate under the poly oxide is sharper and more robust, and, therefore, less susceptible to damage during the manufacture of the cell. The invention is also directed to a semiconductor device fabricated by the disclosed method.Type: GrantFiled: April 26, 1999Date of Patent: December 26, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chia-Ta Hsieh, Yai-Fen Lin, Hung-Cheng Sung, Jack Yeh, Di-Son Kuo
-
Patent number: 6159801Abstract: A split-gate flash memory cell having a three-dimensional source capable of three-dimensional coupling with the floating gate of the cell, as well as a method of forming the same are provided. This is accomplished by first forming an isolation trench, lining it with a conformal oxide, then filling with an isolation oxide and then etching the latter to form a three-dimensional coupling region in the upper portion of the trench. A floating gate is next formed by first filling the three-dimensional region of the trench with polysilicon and etching it. The control gate is formed over the floating gate with an intervening inter-poly oxide. The floating gate forms legs extending into the three-dimensional coupling region of the trench thereby providing a three-dimensional coupling with the source which also assumes a three-dimensional region. The leg or the side-wall of the floating gate forming the third dimension provides the extra area through which coupling between the source and the floating gate is increased.Type: GrantFiled: April 26, 1999Date of Patent: December 12, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chia-Ta Hsieh, Yai-Fen Lin, Di-Son Kuo, Hung-Cheng Sung, Jack Yeh
-
Patent number: 6127229Abstract: There is presented an improved method of fabricating an EEPROM device with a split gate. In the method, a silicon substrate is provided having spaced and parallel recessed oxide regions that isolate component regions where the oxide regions project above the top surface of the substrate. A thin gate oxide is formed on the substrate, and a first conformal layer is deposited over the gate oxide and projecting oxide regions. The substrate is then chemical-mechanically polished to remove the projections of polysilicon over the oxide regions. A silicon nitride layer is deposited on the resultant planar surface of the polysilicon, and elongated openings formed that will define the position of the floating gates that are perpendicular to the oxide regions. The exposed polysilicon in the openings in the silicon nitride are oxidized down to at least the level of the underlying silicon oxide regions, and the silicon nitride layer removed.Type: GrantFiled: April 29, 1999Date of Patent: October 3, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Wen-Ting Chu, Di-Son Kuo, Hung-Cheng Sung, Jack Yeh, Chia-Ta Hsieh, Yai-Fen Lin
-
Patent number: 6067254Abstract: A method of programming split gate flash memory cells which avoids erroneously programming non selected cells and allows the cell size and the array size to be shrunk below previously realizable limits. For N channel cells with the control gates connected to word lines and drains connected to bit lines a negative voltage is supplied between the non selected word lines and ground potential. For P channel cells with the control gates connected to word lines and drains connected to bit lines a positive voltage is supplied between the non selected word lines and ground potential. This allows the minimum length of the control gate over the channel region to be reduced below previously allowable limits and still prevent programming of non selected cells. This also allows cell size and array size to be reduced.Type: GrantFiled: May 19, 1999Date of Patent: May 23, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Di-Son Kuo, Yai-Fen Lin, Chia-Ta Hsieh, Hung-Cheng Sung, Jack Yeh