Patents by Inventor Jacklyn Chang
Jacklyn Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10163476Abstract: A method of operating a tracking circuit of a memory device includes charging a node of the tracking circuit to a first predetermined voltage level, the first node being electrically coupled with a first load device. A first plurality of tracking cell transistors are activated to discharge the first node toward a second predetermined voltage level. A reset signal is generated based on a signal at the first node. The reset signal may correspond to a waiting period for reading a memory cell of the memory device.Type: GrantFiled: March 16, 2018Date of Patent: December 25, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTUING COMPANY, LTD.Inventors: Kuoyuan (Peter) Hsu, Jacklyn Chang
-
Publication number: 20180204609Abstract: A method of operating a tracking circuit of a memory device includes charging a node of the tracking circuit to a first predetermined voltage level, the first node being electrically coupled with a first load device. A first plurality of tracking cell transistors are activated to discharge the first node toward a second predetermined voltage level. A reset signal is generated based on a signal at the first node. The reset signal may correspond to a waiting period for reading a memory cell of the memory device.Type: ApplicationFiled: March 16, 2018Publication date: July 19, 2018Inventors: Kuoyuan (Peter) HSU, Jacklyn CHANG
-
Publication number: 20180130787Abstract: A memory circuit layout design includes first, second, third, and fourth memory cell regions abutting one another and corresponding to respective first, second, third, and fourth memory cells of the memory circuit. A first oxide diffusion (OD) layout pattern corresponds to a first active structure for forming the first and second memory cells, extends along a first direction, and has a shared source portion overlapping the first and second memory cell regions. A second OD layout pattern corresponds to a second active structure for forming the third and fourth memory cells, extends along the first direction, and has a shared source portion overlapping the third and fourth memory cell regions. A first conductive layout pattern corresponds to a first conductive structure under a lowest via plug layer of the memory circuit, extends along a second direction, and overlaps the shared source portions of the first and second OD layout patterns.Type: ApplicationFiled: January 5, 2018Publication date: May 10, 2018Inventors: Jacklyn CHANG, Kuoyuan (Peter) HSU
-
Patent number: 9934833Abstract: A memory circuit includes a plurality of memory cells and a tracking circuit. Each memory cell of the plurality of memory cells includes a cell transistor corresponding to a predetermined transistor configuration. The tracking circuit includes a first tracking bit line, a first tracking word line, a reference voltage node, and a first plurality of tracking cells. Each tracking cell of the first plurality of tracking cells includes a cell transistor corresponding to the predetermined transistor configuration. The cell transistors of the first plurality of tracking cells are electrically coupled in series between the first tracking bit line and the reference voltage node, and gate terminals of the cell transistors of the first plurality of tracking cells are electrically coupled with the first tracking word line.Type: GrantFiled: March 24, 2015Date of Patent: April 3, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Kuoyuan (Peter) Hsu, Jacklyn Chang
-
Publication number: 20180061841Abstract: A method of fabricating a memory array includes designing first layout sections in a row direction, each first layout section including first and second control lines in a first metal layer, and an upper conductive line in a third metal layer. A lower conductive line in a second metal layer is coupled to the first control line and the first control line is isolated from the second control line. A second layout section is inserted at every N-th first layout section, N being a positive integer equal to or greater than 2. The second layout section includes the first control line, the second control line and a lower conductive line in the second metal layer coupled to the second control line and to an upper conductive line in the third metal layer. The lower conductive lines in the first and second layout sections are isolated from each other.Type: ApplicationFiled: October 24, 2017Publication date: March 1, 2018Inventors: Derek C. TAO, Jacklyn CHANG, Kuoyuan (Peter) HSU, Yukit TANG
-
Patent number: 9887186Abstract: A memory circuit includes a first active structure extending along a first direction, a second active structure extending along the first direction, a first conductive structure extending along a second direction, and a lowest via plug layer over the first conductive structure. The first active structure has a shared source portion corresponding to a source node of a first memory cell of the memory circuit and a source node of a second memory cell of the memory circuit. The second active structure has a shared source portion corresponding to a source node of a third memory cell of the memory circuit and a source node of a fourth memory cell of the memory circuit. The first conductive structure electrically connects the shared source portion of the first active structure with the shared source portion of the second active structure.Type: GrantFiled: January 30, 2015Date of Patent: February 6, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jacklyn Chang, Kuoyuan (Peter) Hsu
-
Patent number: 9818752Abstract: A method of fabricating a memory includes forming a first portion of a first line in a first metal layer, forming a first portion of a second line in the first metal layer, forming a second portion of the first line in a second metal layer, and forming a second portion of the second line in a third metal layer. The first line is over a plurality of memory cells. The second line is over the plurality of memory cells, the first line is electrically isolated from the second line, and the first line and the second line extend in a same direction. The second metal layer is over the first metal layer. The third metal layer is over the second metal layer and the third metal layer is electrically isolated from the first line.Type: GrantFiled: May 13, 2016Date of Patent: November 14, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Derek C. Tao, Jacklyn Chang, Kuoyuan (Peter) Hsu, Yukit Tang
-
Patent number: 9601489Abstract: The described embodiments of mechanisms for placing dummy gate structures next to and/or near a number of wide gate structures reduce dishing effect for gate structures during chemical-mechanical polishing of gate layers. The arrangements of dummy gate structures and the ranges of metal pattern density have been described. Wide gate structures, such as analog devices, can greatly benefit from the reduction of dishing effect.Type: GrantFiled: December 4, 2015Date of Patent: March 21, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chan-Hong Chern, Chih-Chang Lin, Julie Tran, Jacklyn Chang
-
Publication number: 20160284388Abstract: A memory circuit includes a plurality of memory cells and a tracking circuit. Each memory cell of the plurality of memory cells includes a cell transistor corresponding to a predetermined transistor configuration. The tracking circuit includes a first tracking bit line, a first tracking word line, a reference voltage node, and a first plurality of tracking cells. Each tracking cell of the first plurality of tracking cells includes a cell transistor corresponding to the predetermined transistor configuration. The cell transistors of the first plurality of tracking cells are electrically coupled in series between the first tracking bit line and the reference voltage node, and gate terminals of the cell transistors of the first plurality of tracking cells are electrically coupled with the first tracking word line.Type: ApplicationFiled: March 24, 2015Publication date: September 29, 2016Inventors: Kuoyuan (Peter) HSU, Jacklyn CHANG
-
Publication number: 20160254267Abstract: A method of fabricating a memory includes forming a first portion of a first line in a first metal layer, forming a first portion of a second line in the first metal layer, forming a second portion of the first line in a second metal layer, and forming a second portion of the second line in a third metal layer. The first line is over a plurality of memory cells. The second line is over the plurality of memory cells, the first line is electrically isolated from the second line, and the first line and the second line extend in a same direction. The second metal layer is over the first metal layer. The third metal layer is over the second metal layer and the third metal layer is electrically isolated from the first line.Type: ApplicationFiled: May 13, 2016Publication date: September 1, 2016Inventors: Derek C. TAO, Jacklyn CHANG, Kuoyuan (Peter) HSU, Yukit TANG
-
Publication number: 20160225753Abstract: A memory circuit includes a first active structure extending along a first direction, a second active structure extending along the first direction, a first conductive structure extending along a second direction, and a lowest via plug layer over the first conductive structure. The first active structure has a shared source portion corresponding to a source node of a first memory cell of the memory circuit and a source node of a second memory cell of the memory circuit. The second active structure has a shared source portion corresponding to a source node of a third memory cell of the memory circuit and a source node of a fourth memory cell of the memory circuit. The first conductive structure electrically connects the shared source portion of the first active structure with the shared source portion of the second active structure.Type: ApplicationFiled: January 30, 2015Publication date: August 4, 2016Inventors: Jacklyn CHANG, Kuoyuan (Peter) HSU
-
Patent number: 9406373Abstract: A memory array includes an array of memory cells. The memory array further includes at least two read tracking cells in a read tracking column. The memory array further includes a read tracking circuit coupled to the at least two read tracking cells, wherein the read tracking circuit is configured to generate a global tracking result signal based on outputs from the at least two read tracking cells. The memory array further includes memory control circuitry, wherein the memory control circuitry is configured to reset a memory clock based on the global tracking result signal.Type: GrantFiled: July 22, 2015Date of Patent: August 2, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Derek C. Tao, Bing Wang, Kuoyuan (Peter) Hsu, Jacklyn Chang, Young Suk Kim
-
Patent number: 9368443Abstract: A memory includes a plurality of memory cells. A first line is over the plurality of memory cells. The first line in a first layout section includes a first metal layer and a second metal layer. The second metal layer is over the first metal layer. A second line is over the plurality of memory cells. The second line in the first layout section includes the first metal layer and a third metal layer. The third metal layer is over the second metal layer The first line is electrically isolated from the second line. The first line and the second line extend in a same direction.Type: GrantFiled: January 20, 2015Date of Patent: June 14, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Derek C. Tao, Jacklyn Chang, Kuoyuan (Peter) Hsu, Yukit Tang
-
Publication number: 20160086949Abstract: The described embodiments of mechanisms for placing dummy gate structures next to and/or near a number of wide gate structures reduce dishing effect for gate structures during chemical-mechanical polishing of gate layers. The arrangements of dummy gate structures and the ranges of metal pattern density have been described. Wide gate structures, such as analog devices, can greatly benefit from the reduction of dishing effect.Type: ApplicationFiled: December 4, 2015Publication date: March 24, 2016Inventors: Chan-Hong Chern, Chih-Chang Lin, Julie Tran, Jacklyn Chang
-
Patent number: 9280633Abstract: A method of designing a content-addressable memory (CAM) includes associating CAM cells with a summary circuit. The summary circuit includes a first level of logic gates and a second level of logic gates. The first level of logic gates have inputs each configured to receive an output of a corresponding one of the plurality of CAM cell. The second level of logic gates have inputs each configured to receive an output of a corresponding one of the first level of logic gates. Logic gates in at least one of the first level of logic gates or the second level of logic gates are selected to have an odd number of input pins so that an input pin and an output pin share a layout sub-slot.Type: GrantFiled: May 16, 2014Date of Patent: March 8, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Young Seog Kim, Kuoyuan Hsu, Jacklyn Chang
-
Patent number: 9209182Abstract: The described embodiments of mechanisms for placing dummy gate structures next to and/or near a number of wide gate structures reduce dishing effect for gate structures during chemical-mechanical polishing of gate layers. The arrangements of dummy gate structures and the ranges of metal pattern density have been described. Wide gate structures, such as analog devices, can greatly benefit from the reduction of dishing effect.Type: GrantFiled: July 8, 2013Date of Patent: December 8, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chan-Hong Chern, Chih-Chang Lin, Jacklyn Chang, Julie Tran
-
Publication number: 20150325287Abstract: A memory array includes an array of memory cells. The memory array further includes at least two read tracking cells in a read tracking column. The memory array further includes a read tracking circuit coupled to the at least two read tracking cells, wherein the read tracking circuit is configured to generate a global tracking result signal based on outputs from the at least two read tracking cells. The memory array further includes memory control circuitry, wherein the memory control circuitry is configured to reset a memory clock based on the global tracking result signal.Type: ApplicationFiled: July 22, 2015Publication date: November 12, 2015Inventors: Derek C. TAO, Bing WANG, Kuoyuan (Peter) HSU, Jacklyn CHANG, Young Suk KIM
-
Patent number: 8929154Abstract: A semiconductor structure includes a first strap cell, a first read port, and a first VSS terminal. The first strap cell has a first strap cell VSS region. The first read port has a first read port VSS region, a first read port read bit line region, and a first read port poly region. The first VSS terminal is configured to electrically couple the first strap cell VSS region and the first read port VSS region.Type: GrantFiled: October 6, 2011Date of Patent: January 6, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jacklyn Chang, Derek C. Tao, Yukit Tang, Kuoyuan (Peter) Hsu
-
Patent number: 8907428Abstract: A circuit includes a first transistor and a second transistor of a first type, a first transistor, a second transistor, a third transistor, and a fourth transistor of a second type. The first and second transistors of the first type, and the first transistor and the second transistor of the second type form a cross latch having a first node and a second node. A first terminal of the third transistor of the second type is coupled with the first node. A first terminal of the fourth transistor of the second type is coupled with the second node. At least one of a second terminal of the third transistor of the second type or a second terminal of the fourth transistor of the second type is configured to receive a signal sufficient to turn off the third transistor or the fourth transistor that is not directly from a power source.Type: GrantFiled: November 28, 2012Date of Patent: December 9, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jacklyn Chang, Derek C. Tao, Kuoyuan (Peter) Hsu
-
Publication number: 20140250416Abstract: A method of designing a content-addressable memory (CAM) includes associating CAM cells with a summary circuit. The summary circuit includes a first level of logic gates and a second level of logic gates. The first level of logic gates have inputs each configured to receive an output of a corresponding one of the plurality of CAM cell. The second level of logic gates have inputs each configured to receive an output of a corresponding one of the first level of logic gates. Logic gates in at least one of the first level of logic gates or the second level of logic gates are selected to have an odd number of input pins so that an input pin and an output pin share a layout sub-slot.Type: ApplicationFiled: May 16, 2014Publication date: September 4, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Young Seog KIM, Kuoyuan HSU, Jacklyn CHANG