Patents by Inventor James A. Culp
James A. Culp has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080282211Abstract: A method of designing a layout for manufacturing an integrated circuit is provided, in which computationally intensive portions of the design process, such as simulation of an image transferred through a mask design, or simulation of electrical characteristics of a circuit, are performed more efficiently by only performing such computations on single instance of computational subunits that have an identical geometrical context. Thus, rather than performing such computations based on the functional layout, for which typical design process steps result in significant flattening of the functional hierarchy, and therefore increase the cost of computation, the invention performs simulations on computational subunits stored in a hierarchy based on geometrical context, which minimizes the cost of simulation. The resulting simulation results are subsequently assembled according to the functional layout.Type: ApplicationFiled: May 11, 2007Publication date: November 13, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James A. Culp, Maharaj Mukherjee, Timothy G. Dunham, Mark Lavin
-
Patent number: 7450748Abstract: A mask inspection method and system. Provided is a mask fabrication database describing geometrical shapes S to be printed as part of a mask pattern on a reticle to fabricate a mask through use of a mask fabrication tooling. The shapes S appear on the mask as shapes S? upon being printed. At least one of the shapes S? may be geometrically distorted relative to a corresponding at least one of the shapes S due to a lack of precision in the mask fabrication tooling. Also provided is a mask inspection database to be used for inspecting the mask after the mask has been fabricated by the mask fabrication tooling. The mask inspection database describes shapes S? approximating the shapes S?. A geometric distortion between the shapes S? and S? is less than a corresponding geometric distortion between the shapes S? and S.Type: GrantFiled: December 2, 2003Date of Patent: November 11, 2008Assignee: International Business Machines CorporationInventors: Karen D. Badger, James A. Culp, Azalia A. Krasnoperova
-
Publication number: 20080163153Abstract: A method, system and computer program product for verifying printability of a mask layout for a photolithographic process are disclosed. A simulation of the photolithographic process for the designed mask layout is simulated using a simplified version of the mask layout with a lower accuracy to generate a lower accuracy simulated image. Where the lower accuracy simulated image is determined as potentially including an error, a further simulation of the designated portion of the mask layout with a higher accuracy will be performed.Type: ApplicationFiled: January 3, 2007Publication date: July 3, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Maharaj Mukherjee, James A. Culp, Scott M. Mansfield
-
Publication number: 20080155482Abstract: VLSI lithographic fidelity is improved via reducing the pattern space of difficult patterns or structures in a design layout for an integrated circuit design, and thereby increasing the regularity of the design, by converting patterns or structures that are similar but not identical to one another into a smaller set of canonical geometric configurations. By doing so, lithographic processing can be tuned to handle the smaller set of configurations more accurately and efficiently.Type: ApplicationFiled: December 21, 2006Publication date: June 26, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Dureseti Chidambarrao, James A. Culp, Jason D. Hibbeler
-
Publication number: 20070220476Abstract: A method is provided for designing a mask layout for an integrated circuit that ensures proper functional interaction among circuit features by including functional inter-layer and intra-layer constraints on the wafer. The functional constraints used according to the present invention are applied among the simulated wafer images to ensure proper functional interaction, while relaxing or eliminating the EPE constraints on the location of the wafer images.Type: ApplicationFiled: January 10, 2006Publication date: September 20, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Maharaj Mukherjee, James Culp, Lars Liebmann, Scott Mansfield
-
Publication number: 20070212863Abstract: A method of forming a planar CMOS transistor divides the step of forming the gate layer into a first step of patterning a resist layer with a first portion of the gate layer pattern and then etching the polysilicon with the pattern of the gates. A second step patterns a second resist layer with the image of the gate pads and local interconnect and then etching the polysilicon with the pattern of the gate pads and local interconnect, thereby reducing the number of diffraction and other cross-talk from different exposed areas.Type: ApplicationFiled: March 7, 2006Publication date: September 13, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Timothy Brunner, James Culp, Lars Liebmann
-
Patent number: 7269808Abstract: A design verification method, including (a) providing in a design a design electrically conducting line and a design contact region being in direct physical contact with the design electrically conducting line; (b) modeling a simulated electrically conducting line of the design electrically conducting line; (c) simulating a possible contact region of the design contact region, wherein the design contact region and the possible contact region are not identical; and (d) determining that the design electrically conducting line and the design contact region are potentially defective if an interfacing surface area of the simulated electrically conducting line and the possible contact region is less than a pre-specified value.Type: GrantFiled: May 26, 2005Date of Patent: September 11, 2007Assignee: International Business Machines CorporationInventors: James A. Bruce, James A. Culp, John D. Nickel, Jacek G. Smolinski
-
Publication number: 20070164113Abstract: Mass-customized parts are identified by encoding part identification information into a multi-dimensional bar code, wherein mass-customization machinery, such as stereolithography apparatus, is used to make the parts with the multi-dimensional bar code embedded therein.Type: ApplicationFiled: March 16, 2007Publication date: July 19, 2007Inventors: James Culp, Kwan Ho, Shiva Sambu, Srinivas Kaza, Craig Farren, Samuel Kass, Sergey Nikolsky
-
Publication number: 20070106968Abstract: An iterative timing analysis is analytically performed before a chip is fabricated, based on a methodology using optical proximity correction techniques for shortening the gate lengths and adjusting metal line widths and proximity distances of critical time sensitive devices. The additional mask is used as a selective trim to form shortened gate lengths or wider metal lines for the selected, predetermined transistors, affecting the threshold voltages and the RC time constants of the selected devices. Marker shapes identify a predetermined subgroup of circuitry that constitutes the devices in the critical timing path. The analysis methodology is repeated as often as needed to improve the timing of the circuit with shortened designed gate lengths and modified RC timing constants until manufacturing limits are reached. A mask is made for the selected critical devices using OPC techniques.Type: ApplicationFiled: November 8, 2005Publication date: May 10, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James Culp, Lars Liebmann, Rajeev Malik, K. Paul Muller, Shreesh Narasimha, Stephen Runyon, Patrick Williams
-
Publication number: 20060270268Abstract: A design verification method, including (a) providing in a design a design electrically conducting line and a design contact region being in direct physical contact with the design electrically conducting line; (b) modeling a simulated electrically conducting line of the design electrically conducting line; (c) simulating a possible contact region of the design contact region, wherein the design contact region and the possible contact region are not identical; and (d) determining that the design electrically conducting line and the design contact region are potentially defective if an interfacing surface area of the simulated electrically conducting line and the possible contact region is less than a pre-specified value.Type: ApplicationFiled: May 26, 2005Publication date: November 30, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James Bruce, James Culp, John Nickel, Jacek Smolinski
-
Publication number: 20060102725Abstract: Systems and methods are disclosed for identifying a mass-customized part by encoding a part identification into a multi-dimensional bar code; and using a stereolithography apparatus (SLA) to make the part with multi-dimensional bar code embedded therein.Type: ApplicationFiled: October 18, 2005Publication date: May 18, 2006Inventors: James Culp, Kwan Ho, Shiva Sambu, Srinivas Kaza, Graig Farren, Samuel Kass, Sergey Nikolsky
-
Publication number: 20060036977Abstract: A design system for designing complex integrated circuits (ICs), a method of IC design and program product therefor. A layout unit receives a circuit description representing portions in a grid and glyph format. A checking unit checks grid and glyph portions of the design. An elaboration unit generates a target layout from the checked design. A data prep unit prepares the target layout for mask making. A pattern caching unit selectively replaces portions of the design with previously cached results for improved design efficiency.Type: ApplicationFiled: August 12, 2004Publication date: February 16, 2006Inventors: John Cohn, James Culp, Ulrich Finkler, Fook-Luen Heng, Mark Lavin, Jin Lee, Lars Liebmann, Gregory Northrop, Nakgeuon Seong, Rama Singh, Leon Stok, Pieter Woltgens
-
Publication number: 20060029515Abstract: Apparatus and methods for pumping and oxygenating blood are provided that include a gas removal system. An integrated blood processing unit is provided in which a gas removal/blood filter, pump and blood oxygenation element are mounted within a common housing. The gas removal system includes a sensor mounted on the housing to sense the presence of gas, and a valve is operably coupled to the sensor to evacuate gas from the system when the sensor detects an accumulation of gas.Type: ApplicationFiled: September 26, 2005Publication date: February 9, 2006Applicant: Cardiovention, Inc.Inventors: Steven Stringer, Kevin Hultquist, Mehrdad Farhangnia, Ben Brian, Fred Linker, James Culp, Jean-Pierre Dueri, Thomas Afzal
-
Patent number: 6996797Abstract: A method for model-based verification of resolution enhancement techniques (RET) and optical proximity correction (OPC) in lithography includes scaling shapes of a drawn mask layout to their corresponding intended wafer dimensions so as to create a scaled image. A first feature of the scaled image is shifted with respect to a second feature thereof in accordance with a predetermined maximum overlay error. An intersection parameter of the first and said second features of the scaled image is calculated so as to determine a yield metric of an ideal layout. A first feature of a simulated wafer image is shifted with respect to a second feature thereof in accordance with the predetermined maximum overlay error. An intersection parameter of the first and said second features of the simulated wafer image is calculated so as to determine a yield metric of a simulated layout, and the yield metric of the simulated wafer image is compared to the yield metric of the scaled image.Type: GrantFiled: November 18, 2004Date of Patent: February 7, 2006Assignee: International Business Machines CorporationInventors: Lars W. Liebmann, James A. Culp, Ioana C. Graur, Maharaj Mukherjee
-
Publication number: 20050261571Abstract: System and method for simultaneously tracking a position of a medical device and ablating a tissue within a body. The system includes a power supply, a navigation device, and a control circuit. The power supply generates a current that is suitable for ablating tissue, such as heart tissue. The navigation device establishes a three-dimensional reference coordinate system and identifies a location of an energy delivery device in relation to the established coordinate system. The control circuit switches or alternates between activating the power supply and acquiring ultrasound data that identifies the location of the medical device within the established coordinate system.Type: ApplicationFiled: May 21, 2004Publication date: November 24, 2005Inventors: Nathaniel Willis, James Culp, Vincent Sullivan
-
Publication number: 20050150709Abstract: A dual-sectioned automotive propeller shaft features a weakened area in a first section. Under an axial load, the first section buckles transversely to a longitudinal axis of the shaft to absorb substantially all of the energy exerted against the shaft. A second section of the shaft is thereby isolated from consequences of the axial load enabling its placement and proximity to other components mounted to the undercarriage of the vehicle.Type: ApplicationFiled: January 9, 2004Publication date: July 14, 2005Inventors: Nicolaos Tapazoglou, Hai Gu, Gerald Burke, Troy Cornell, James Culp, Mark Kirschmann, Douglas Nieset
-
Publication number: 20050117795Abstract: A mask inspection method and system. Provided is a mask fabrication database describing geometrical shapes S to be printed as part of a mask pattern on a reticle to fabricate a mask through use of a mask fabrication tooling. The shapes S appear on the mask as shapes S? upon being printed. At least one of the shapes S? may be geometrically distorted relative to a corresponding at least one of the shapes S due to a lack of precision in the mask fabrication tooling. Also provided is a mask inspection database to be used for inspecting the mask after the mask has been fabricated by the mask fabrication tooling. The mask inspection database describes shapes S? approximating the shapes S?. A geometric distortion between the shapes S? and S? is less than a corresponding geometric distortion between the shapes S? and S.Type: ApplicationFiled: December 2, 2003Publication date: June 2, 2005Applicant: International Business Machines CorporationInventors: Karen Badger, James Culp, Azalia Krasnoperova
-
Patent number: 6892365Abstract: A method of predicting overlay failure of circuit configurations on adjacent, lithographically produced layers of a semiconductor wafer comprises providing design configurations for circuit portions to be lithographically produced on one or more adjacent layers of a semiconductor wafer, and then predicting shape and alignment for each circuit portions on each adjacent layer using one or more predetermined values for process fluctuation or misalignment error. The method then determines dimension of overlap of the predicted shape and alignment of the circuit portions, and compares the determined dimension of overlap to a theoretical minimum to determine whether the predicted dimension of overlap fails. Using different process fluctuation values and misalignment error values, the steps are then iteratively repeated on the provided design configurations to determine whether the predicted dimension of overlap fails, and a report is made of the measure of failures.Type: GrantFiled: April 16, 2003Date of Patent: May 10, 2005Assignee: International Business Machines CorporationInventors: James A. Culp, Mark A. Lavin, Robert T. Sayah
-
Publication number: 20040210863Abstract: A method of predicting overlay failure of circuit configurations on adjacent, lithographically produced layers of a semiconductor wafer comprises providing design configurations for circuit portions to be lithographically produced on one or more adjacent layers of a semiconductor wafer, and then predicting shape and alignment for each circuit portions on each adjacent layer using one or more predetermined values for process fluctuation or misalignment error. The method then determines dimension of overlap of the predicted shape and alignment of the circuit portions, and compares the determined dimension of overlap to a theoretical minimum to determine whether the predicted dimension of overlap fails. Using different process fluctuation values and misalignment error values, the steps are then iteratively repeated on the provided design configurations to determine whether the predicted dimension of overlap fails, and a report is made of the measure of failures.Type: ApplicationFiled: April 16, 2003Publication date: October 21, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James A. Culp, Mark A. Lavin, Robert T. Sayah
-
Patent number: 6750109Abstract: A semiconductor chip includes a semiconductor substrate having a rectifying contact diffusion and a non-rectifying contact diffusion. A halo diffusion is adjacent the rectifying contact diffusion and no halo diffusion is adjacent the non-rectifying contact diffusion. The rectifying contact diffusion can be a source/drain diffusion of an FET to improve resistance to punch-through. The non-rectifying contact diffusion may be an FET body contact, a lateral diode contact, or a resistor or capacitor contact. Avoiding a halo for non-rectifying contacts reduces series resistance and improves device characteristics. In another embodiment on a chip having devices with halos adjacent diffusions, no halo diffusion is adjacent a rectifying contact diffusion of a lateral diode, significantly improving ideality of the diode and increasing breakdown voltage.Type: GrantFiled: July 1, 2002Date of Patent: June 15, 2004Assignee: International Business Machines CorporationInventors: James A. Culp, Jawahar P. Nayak, Werner A. Rausch, Melanie J. Sherony, Steven H. Voldman, Noah D. Zamdmer