Patents by Inventor James A. Mathewson
James A. Mathewson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8856408Abstract: Interconnect circuitry is configured to provide data routes via which at least one initiator device may access at least one recipient device, the circuitry including at least one input for receiving transaction requests; at least one output for outputting transaction requests; at least one path for transmitting the transaction requests between the input and the output. Control circuitry routes received transaction requests from the input to the output in response to a barrier transaction request. An ordering of at least some transaction requests is maintained with respect to the barrier transaction request within a stream of transaction requests passing along one of the at least one paths, by not allowing reordering of at least some of the transactions requests. The control circuitry includes a response signal generator, the response signal generator is responsive to receipt of the barrier transaction request to issue a response signal.Type: GrantFiled: October 5, 2010Date of Patent: October 7, 2014Assignee: ARM LimitedInventors: Peter Andrew Riocreux, Bruce James Mathewson, Christopher William Laycock, Richard Roy Grisenthwaite
-
Publication number: 20140256243Abstract: A universal kit attaching a universal lid thereof to a rooftop structure includes a plurality of mounts and a pair of hinge arms attached to the interior side of the universal lid, and a pair of braces for pivotally attaching distal ends of the hinge arms to the rooftop structure. Each brace has a face for pivotally engaging the mounting hole of one of the hinge arms. The kit includes a plurality of operator brackets, each operator bracket having a respective plurality of fastener holes placed to match particular mounts in the interior side of the universal lid. At least some of the mounts correspond to more than one operator bracket. In a method for attaching a universal lid, the braces are used as templates for forming holes in a rooftop structure. Upon closing the attached lid, the braces are positioned between the roof structure and the universal lid.Type: ApplicationFiled: March 11, 2013Publication date: September 11, 2014Applicant: S.A.W. GROUP, LLCInventors: Joe K. Wood, Daniel C. Fuccella, James A. Mathewson
-
Patent number: 8732400Abstract: Interconnect circuitry for a data processing apparatus is disclosed. The interconnect circuitry is configured to provide data routes via which at least one initiator device may access at least one recipient device.Type: GrantFiled: October 5, 2010Date of Patent: May 20, 2014Assignee: ARM LimitedInventors: Peter Andrew Riocreux, Bruce James Mathewson, Christopher William Laycock, Richard Roy Grisenthwaite
-
Publication number: 20140052921Abstract: A data processing system includes a plurality of transaction masters (4, 6, 8, 10) each with an associated local cache memory (12, 14, 16, 18) and coupled to coherent interconnect circuitry (20). Monitoring circuitry (24) within the coherent interconnect circuitry (20) maintains a state variable (flag) in respect of each of the transaction masters to monitor whether an exclusive store access state is pending for that transaction master. When a transaction master is to execute a store-exclusive instruction, then a current value of the subject state variable for that transaction master is compared with a previous value of that variable stored when the exclusive store access was setup. If there is a match, then store-exclusive instruction is allowed to proceed and the state variables of all other transaction masters for which there is a pending exclusive store access state are changed. If there is not a match, then the execution of the store-exclusive instruction is marked as failing.Type: ApplicationFiled: May 21, 2012Publication date: February 20, 2014Applicant: ARM LIMITEDInventors: Stuart David Biles, Richard Roy Grisenthwaite, Bruce James Mathewson
-
Publication number: 20140040516Abstract: Interconnect circuitry is configured to provide data routes via which at least one initiator device may access at least one recipient device. The circuitry including: at least one input for receiving transaction requests from at least one initiator device; at least one output for outputting transaction requests to the at least one recipient device; and at least one path for transmitting transaction requests between at least one input and at least one output. Also includes is control circuitry for routing the received transaction requests from at least one input to at least one output and responds to a barrier transaction request to maintain an ordering of at least some transaction requests with respect to said barrier transaction request within a stream of transaction requests passing along one of said at least one paths. Barrier transaction requests include an indicator of transaction requests whose ordering is to be maintained.Type: ApplicationFiled: August 6, 2013Publication date: February 6, 2014Applicant: ARM LIMITEDInventors: Peter Andrew RIOCREUX, Bruce James MATHEWSON, Christopher William LAYCOCK, Richard Roy GRISENTHWAITE
-
Patent number: 8607006Abstract: Interconnect circuitry is configured to provide data routes via which at least one initiator device may access at least one recipient device. The circuitry including: at least one input for receiving transaction requests from at least one initiator device; at least one output for outputting transaction requests to the at least one recipient device; and at least one path for transmitting transaction requests between at least one input and at least one output. Also includes is control circuitry for routing the received transaction requests from at least one input to at least one output and responds to a barrier transaction request to maintain an ordering of at least some transaction requests with respect to said barrier transaction request within a stream of transaction requests passing along one of said at least one paths. Barrier transaction requests include an indicator of transaction requests whose ordering is to be maintained.Type: GrantFiled: October 5, 2010Date of Patent: December 10, 2013Assignee: ARM LimitedInventors: Peter Andrew Riocreux, Bruce James Mathewson, Christopher William Laycock, Richard Roy Grisenthwaite
-
Patent number: 8589631Abstract: Interconnect circuitry configured to provide routes for interconnecting several initiator devices and at least one recipient device including a memory. At least one of the initiator devices has a cache for storing a local copy of a subset of data items stored in the memory. The interconnect circuitry includes: a plurality of input ports and at least one output port; a plurality of paths for transmitting the transaction requests between the inputs and the at least one output; coherency control circuitry for maintaining an order in which at least some of the transaction requests to a same data storage location proceed through the interconnect circuitry. The interconnect circuitry is configured not to control the writeback transaction requests with the coherency control circuitry, such that the writeback transaction requests proceed independently of transaction requests routed through the coherency control circuitry.Type: GrantFiled: September 12, 2011Date of Patent: November 19, 2013Assignee: ARM LimitedInventors: Christopher William Laycock, Antony John Harris, Bruce James Mathewson, Stuart David Biles
-
Patent number: 8463966Abstract: The initiator device receives requests from and issues transaction requests to a recipient device via an interconnect. A barrier generator generates barrier transaction requests indicating to the interconnect that an ordering of some transaction requests within a stream of transaction requests passing through the interconnect should be maintained by not allowing reordering of some of the transaction requests that occur before the barrier transaction request in the stream of transaction requests with respect to the barrier transaction request. In response to a synchronize request querying progress of a subset of transaction requests, the initiator device actions any pending transaction requests within the subset of transaction request and the barrier generator generates and issues a barrier transaction request to the interconnect. In response to receiving a response to the barrier transaction request, the initiator device issues an acknowledge signal as a response to the synchronize request.Type: GrantFiled: October 13, 2010Date of Patent: June 11, 2013Assignee: ARM LimitedInventors: Peter Andrew Riocreux, Bruce James Mathewson, Christopher William Laycock, Richard Roy Grisenthwaite
-
Patent number: 8463958Abstract: Initiator devices for generating transaction requests and recipient devices for receiving them are disclosed. The recipient devices accept transaction requests where there is available buffer storage for the transaction request. If there is no storage space available an acknowledgement signal generator generates and outputs a reject acknowledgement signal indicating a request has been received but has not been accepted by the recipient device. A credit generator can reserve at least one available storage location in the buffer and generate a credit grant for an initiator device that sent one of the transaction requests that was not accepted by the recipient device. The credit grant indicates to the initiator device that there is at least one reserved storage location, such that a subsequent transaction request from the initiator device will be accepted by the recipient device.Type: GrantFiled: August 8, 2011Date of Patent: June 11, 2013Assignee: ARM LimitedInventors: Phanindra Kumar Mannava, Jamshed Jalal, Ramamoorthy Guru Prasadh, Michael Alan Filippo, Bruce James Mathewson, Timothy Charles Mace
-
Publication number: 20130042032Abstract: Initiator devices for generating transaction requests and recipient devices for receiving them are disclosed. The recipient devices accept transaction requests where there is available buffer storage for the transaction request. If there is no storage space available an acknowledgement signal generator generates and outputs a reject acknowledgement signal indicating a request has been received but has not been accepted by the recipient device. A credit generator can reserve at least one available storage location in the buffer and generate a credit grant for an initiator device that sent one of the transaction requests that was not accepted by the recipient device. The credit grant indicates to the initiator device that there is at least one reserved storage location, such that a subsequent transaction request from the initiator device will be accepted by the recipient device.Type: ApplicationFiled: August 8, 2011Publication date: February 14, 2013Applicant: ARM LimitedInventors: Phanindra Kumar Mannava, Jamshed Jalal, Ramamoorthy Guru Prasadh, Michael Alan Filippo, Bruce James Mathewson, Timothy Charles Mace
-
Patent number: 8375170Abstract: A data processing apparatus for forming a portion of a coherent cache system comprises at least one master device for performing data processing operations, and a cache coupled to the at least one master device and arranged to store data values for access by that at least one master device when performing the data processing operations. Cache coherency circuitry is responsive to a coherency request from another portion of the coherent cache system to cause a coherency action to be taken in respect of at least one data value stored in the cache. Responsive to an indication that the coherency action has resulted in invalidation of that at least one data value in the cache, refetch control circuitry is used to initiate a refetch of that at least one data value into the cache.Type: GrantFiled: February 12, 2010Date of Patent: February 12, 2013Assignee: ARM LimitedInventors: Christopher William Laycock, Antony John Harris, Bruce James Mathewson, Andrew Christopher Rose, Richard Roy Grisenthwaite
-
Patent number: 8190801Abstract: Interconnect logic is provided for coupling master logic units and slave logic units within a data processing apparatus to enable transactions to be performed. Each transaction comprises an address transfer from a master logic unit to a slave logic unit and one or more data transfers between that master logic unit and that slave logic unit. The interconnect logic comprises a plurality of connection paths for providing at least one address channel for carrying address transfers and at least one data channel for carrying data transfers, and control logic is used to control the use of the at least one address channel and the at least one data channel in order to enable the transactions to be performed.Type: GrantFiled: May 25, 2006Date of Patent: May 29, 2012Assignee: ARM LimitedInventors: Antony John Harris, Bruce James Mathewson
-
Publication number: 20120079211Abstract: Interconnect circuitry configured to provide routes for interconnecting several initiator devices and at least one recipient device including a memory. At least one of the initiator devices has a cache for storing a local copy of a subset of data items stored in the memory. The interconnect circuitry includes: a plurality of input ports and at least one output port; a plurality of paths for transmitting the transaction requests between the inputs and the at least one output; coherency control circuitry for maintaining an order in which at least some of the transaction requests to a same data storage location proceed through the interconnect circuitry. The interconnect circuitry is configured not to control the writeback transaction requests with the coherency control circuitry, such that the writeback transaction requests proceed independently of transaction requests routed through the coherency control circuitry.Type: ApplicationFiled: September 12, 2011Publication date: March 29, 2012Applicant: ARM LIMITEDInventors: Christopher William Laycock, Antony John Harris, Bruce James Mathewson, Stuart David Biles
-
Patent number: 8045573Abstract: An on-chip integrated circuit interconnect 16 uses a serialization technique to divide a transaction to be transmitted into a sequence of transmission packets which are serially transmitted over a narrower connection. The order in which bits of the transaction are allocated to transmission packets is selected such that higher priority bits required by a receiving slave device in order that it can commence processing the transaction are sent first. This reduces the latency of the system.Type: GrantFiled: August 16, 2006Date of Patent: October 25, 2011Assignee: ARM LimitedInventors: Bruce James Mathewson, Antony John Harris
-
Publication number: 20110202726Abstract: A data processing apparatus for forming a portion of a coherent cache system comprises at least one master device for performing data processing operations, and a cache coupled to the at least one master device and arranged to store data values for access by that at least one master device when performing the data processing operations. Cache coherency circuitry is responsive to a coherency request from another portion of the coherent cache system to cause a coherency action to be taken in respect of at least one data value stored in the cache. Responsive to an indication that the coherency action has resulted in invalidation of that at least one data value in the cache, refetch control circuitry is used to initiate a refetch of that at least one data value into the cache.Type: ApplicationFiled: February 12, 2010Publication date: August 18, 2011Applicant: ARM LimitedInventors: Christopher William Laycock, Antony John Harris, Bruce James Mathewson, Andrew Christopher Rose, Richard Roy Grisenthwaite
-
Publication number: 20110125944Abstract: An initiator device for issuing transaction requests to a recipient device via an interconnect is disclosed.Type: ApplicationFiled: October 13, 2010Publication date: May 26, 2011Applicant: ARM LIMITEDInventors: Peter Andrew Riocreux, Bruce James Mathewson, Christopher William Laycock, Richard Roy Grisenthwaite
-
Publication number: 20110119448Abstract: Interconnect circuitry for a data processing apparatus is disclosed. The interconnect circuitry is configured to provide data routes via which at least one initiator device may access at least one recipient device.Type: ApplicationFiled: October 5, 2010Publication date: May 19, 2011Inventors: Peter Andrew Riocreux, Bruce James Mathewson, Christopher William Laycock, Richard Roy Grisenthwaite
-
Publication number: 20110087819Abstract: Interconnect circuitry for a data processing apparatus is disclosed.Type: ApplicationFiled: October 5, 2010Publication date: April 14, 2011Applicant: ARM LIMITEDInventors: Peter Andrew Riocreux, Bruce James Mathewson, Christopher William Laycock, Richard Roy Grisenthwaite
-
Publication number: 20110087809Abstract: Interconnect circuitry for a data processing apparatus is disclosed.Type: ApplicationFiled: October 5, 2010Publication date: April 14, 2011Applicant: ARM LIMITEDInventors: Peter Andrew Riocreux, Bruce James Mathewson, Christopher William Laycock, Richard Roy Grisenthwaite
-
Patent number: 7925840Abstract: The present invention provides a data processing apparatus and method for managing snoop operations. The data processing apparatus has a plurality of processing units for performing data processing operations requiring access to data in shared memory, with at least two of the processing units having a cache associated therewith for storing a subset of the data for access by that processing unit. A snoop-based cache coherency protocol is employed to ensure data accessed by each processing unit is up-to-date, and when an access request is issued the cache coherency protocol is referenced in order to determine whether a snoop process is required. Snoop control storage is provided which defines a plurality of snoop schemes, each snoop scheme defining a series of snoop phases to be performed to implement the snoop process, and each snoop phase requiring a snoop operation to be performed on either a single cache or multiple caches.Type: GrantFiled: September 5, 2008Date of Patent: April 12, 2011Assignee: ARM LimitedInventors: Antony John Harris, Bruce James Mathewson, Christopher William Laycock