Patents by Inventor James G. Ryan
James G. Ryan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5401675Abstract: A process for sputter deposition wherein high aspect ratio apertures are coated with conductive films exhibiting low bulk resistivity, low impurity concentrations, and regular morphologies. A collimator is used having an aspect ratio that approximates the aspect ratio of the apertures.Type: GrantFiled: March 24, 1993Date of Patent: March 28, 1995Inventors: Pei-Ing P. Lee, Thomas J. Licata, Thomas L. McDevitt, Paul C. Parries, Scott L. Pennington, James G. Ryan, David C. Strippe
-
Patent number: 5356837Abstract: An epitaxial cobalt silicide film is formed using a thin metal underlayer, which is placed underneath a cobalt layer prior to a heating step which forms the silicide film. More specifically, a refractory metal layer comprising tungsten, chromium, molybdenum, or a silicide thereof, is formed overlying a silicon substrate on a semiconductor wafer. A cobalt layer is formed overlying the refractory metal layer. Next, the wafer is annealed at a temperature sufficiently high to form an epitaxial cobalt silicide film overlying the silicon substrate. Following this annealing step, a cobalt-silicon-refractory metal alloy remains overlying the epitaxial cobalt silicide film. This silicide is then used to form a shallow P-N junction by dopant out-diffusion. First, either a P or N-type dopant is implanted into the silicide film so that substantially none of the dopant is implanted into the underlying silicon substrate.Type: GrantFiled: October 29, 1993Date of Patent: October 18, 1994Assignee: International Business Machines CorporationInventors: Peter J. Geiss, Thomas J. Licata, Herbert L. Ho, James G. Ryan
-
Patent number: 5334467Abstract: A gray level mask suitable for photolithography is constructed of a transparent glass substrate which supports plural levels of materials having different optical transmissivities. In the case of a mask employing only two of these levels, one level may be constructed of a glass made partially transmissive by substitution of silver ions in place of metal ions of alkali metal silicates employed in the construction of the glass. The second layer may be made opaque by construction of the layer of a metal such as chromium. The mask is fabricated with the aid of a photoresist structure which is etched in specific regions by photolithographic masking to enable selective etching of exposed regions of the level of materials of differing optical transmissivities. Various etches are employed for selective etching of the photoresist, the metal of one of the layers, and the glass of the other of the layers.Type: GrantFiled: February 25, 1993Date of Patent: August 2, 1994Assignee: International Business Machines CorporationInventors: John E. Cronin, Paul A. Farrar, Sr., Carter W. Kaanta, James G. Ryan, Andrew J. Watts
-
Patent number: 5326430Abstract: A micro electrostatic cooling fan arrangement is provided which includes a heat source having a planar surface, a stator attached to the heat source, an axle attached to the heat source and spaced from the stator, a rotary element including a hub having an aperture therein and a fan blade, the axle passing through the aperture of the hub and the fan blade having a major surface thereof disposed at an angle with respect to the surface of the heat source and attached to the hub at one end, with the other end of the fan blade being adjacent to but spaced from the stator and a voltage source applied to the stator having sufficient voltage to charge the fan blade.Type: GrantFiled: December 7, 1993Date of Patent: July 5, 1994Assignee: International Business Machines CorporationInventors: John E. Cronin, Rosemary A. Previti-Kelly, James G. Ryan, Timothy D. Sullivan
-
Patent number: 5296775Abstract: A micro electrostatic cooling fan arrangement is provided which includes a heat source having a planar surface, a stator attached to the heat source, an axle attached to the heat source and spaced from the stator, a rotary element including a hub having an aperture therein and a fan blade, the axle passing through the aperture of the hub and the fan blade having a major surface thereof disposed at an angle with respect to the surface of the heat source and attached to the hub at one end, with the other end of the fan blade being adjacent to but spaced from the stator and a voltage source applied to the stator having sufficient voltage to charge the fan blade.Type: GrantFiled: September 24, 1992Date of Patent: March 22, 1994Assignee: International Business Machines CorporationInventors: John E. Cronin, Rosemary A. Previti-Kelly, James G. Ryan, Timothy D. Sullivan
-
Patent number: 5251806Abstract: The present invention relates generally to a new interconnection and a method for making the same, and more particularly, to an elongated solder interconnection and a method for making the same. On an electronic carrier, a pad is formed on which a solder mass is deposited and capped with a metal layer, thereby forming an elongated solder interconnection. A further elongated solder interconnection can now be formed by forming a second solder mass on the first solder mass that has been capped by a metal layer. Additional elongated solder interconnection can be formed by capping the preceding solder mass and/or the last solder mass with a metal capping layer. Alternatively, the encapsulating layer can be in the form of a sidewall spacer formed on the sidewalls of the solder mass.Type: GrantFiled: April 16, 1992Date of Patent: October 12, 1993Assignee: International Business Machines CorporationInventors: Birendra N. Agarwala, Aziz M. Ahsan, Arthur Bross, Mark F. Chadurjian, Nicholas G. Koopman, Li-Chung Lee, Karl J. Puttlitz, Sudipta K. Ray, James G. Ryan, Joseph G. Schaefer, Kamalesh K. Srivastava, Paul A. Totta, Erick G. Walton, Adolf E. Wirsing
-
Patent number: 5229257Abstract: Disclosed is a process for producing multi-level conductor/insulator films on a processed semiconductor substrate having a conductor pattern. The insulator layers, each comprise a photosensitive polyimide polymer composition, and this allows the desired wiring channels and stud vias to be formed directly in the insulator layers, without the use of separate masking layers and resulting image transfer steps, thus providing a less cumbersome and costly process.Type: GrantFiled: April 30, 1990Date of Patent: July 20, 1993Assignee: International Business Machines CorporationInventors: John E. Cronin, Carter W. Kaanta, Pei-Ing P. Lee, Rosemary A. Previti-Kelly, James G. Ryan, Jung H. Yoon
-
Patent number: 5213916Abstract: A gray level mask suitable for photolithography is constructed of a transparent glass substrate which supports plural levels of materials having different optical transmissivities. In the case of a mask employing only two of these levels, one level may be constructed of a glass made partially transmissive by substitution of silver ions in place of metal ions of alkali metal silicates employed in the construction of the glass. The second layer may be made opaque by construction of the layer of a metal such as chromium. The mask is fabricated with the aid of a photoresist structure which is etched in specific regions by photolithographic masking to enable selective etching of exposed regions of the level of materials of differing optical transmissivities. Various etches are employed for selective etching of the photoresist, the metal of one of the layers, and the glass of the other of the layers.Type: GrantFiled: October 30, 1990Date of Patent: May 25, 1993Assignee: International Business Machines CorporationInventors: John E. Cronin, Paul A. Farrar, Sr., Carter W. Kaanta, James G. Ryan, Andrew J. Watts
-
Patent number: 5134460Abstract: A semiconductor chip carrying integrated circuits has lead lines terminating in conductive terminal pads exposed to the exterior through openings in a passivation layer. The pads include pedestals or bumps extending up from them. Each of the pedestals includes a thin metallic adhesion layer deposited on the pad. A thick metallic layer of aluminum or an alloy of aluminum is deposited upon said thin metallic adhesion layer. The thick metallic layer includes at least one metal selected from the group consisting of aluminum, aluminum plus a small percentage of Cu, Ni, Si, or Fe. Several other alternative metals can be added to aluminum to form an alloy. The thick metallic layer forms the bulk of the height of the pedestal. An adhesion layer is deposited on the bump of aluminum composed of a thin film of titanium or chromium. A barrier layer is deposited on the adhesion layer composed of copper, nickel, platinum, palladium or cobalt.Type: GrantFiled: November 2, 1990Date of Patent: July 28, 1992Assignee: International Business Machines CorporationInventors: Michael J. Brady, Sung K. Kang, Paul A. Moskowitz, James G. Ryan, Timothy C. Reiley, Erick G. Walton, Harry R. Bickford, Michael J. Palmer
-
Patent number: 5130779Abstract: The present invention relates generally to a new interconnection and a method for making the same, and more particularly, to an elongated solder interconnection and a method for making the same. On an electronic carrier, a pad is formed on which a solder mass is deposited and capped with a metal layer, thereby forming an elongated solder interconnection. A further elongated solder interconnection can now be formed by forming a second solder mass on the first solder mass that has been capped by a metal layer. Additional elongated solder interconnection can be formed by capping the preceding solder mass and/or the last solder mass with a metal capping layer. Alternatively, the encapsulating layer can be in the form of a sidewall spacer formed on the sidewalls of the solder mass.Type: GrantFiled: June 19, 1990Date of Patent: July 14, 1992Assignee: International Business Machines CorporationInventors: Birendra N. Agarwala, Aziz M. Ahsan, Arthur Bross, Mark F. Chadurjian, Nicholas G. Koopman, Li-Chung Lee, Karl J. Puttlitz, Sudipta K. Ray, James G. Ryan, Joseph G. Schaefer, Kamalesh K. Srivastava, Paul A. Totta, Erick G. Walton, Adolf E. Wirsing
-
Patent number: 5126006Abstract: A sequence of masking steps reduces the amount of transference of a workpiece among work stations and reduces certain tolerances required for mask alignment in the construction of integrated circuits, and a gray level mask suitable for photolithography. In the integrated circuit, masking layers are developed directly in a wafer for delineating vertical and horizontal portions of an electrically conductive path. The mask is constructed of a transparent glass substrate which supports plural levels of materials having different optical transmissivities. In the case of a mask employing only two of these levels, one level may be constructed of a glass made partially transmissive by substitution of silver ions in place of metal ions of alkali metal silicates employed in the construction of the glass. The second layer may be made opaque by construction of the layer of a metal such as chromium.Type: GrantFiled: May 31, 1991Date of Patent: June 30, 1992Assignee: International Business Machines Corp.Inventors: John E. Cronin, Paul A. Farrar, Sr., Robert M. Geffken, William H. Guthrie, Carter W. Kaanta, Rosemary A. Previti-Kelly, James G. Ryan, Ronald R. Uttecht, Andrew J. Watts
-
Patent number: 5124561Abstract: An X-ray mask substrate includes a silicon wafer having a square, central region etched to a thin, tensile membrane and a highly tensile film deposited on the bottom surface of the substrate to reduce substrate warpage. The square, central region of the substrate is adapted to support X-ray absorbing material during the lithography process. A layer of highly tensile film such as tungsten is deposited on the lower side of the substrate to induce a bending moment on the substrate opposite that induced during the substrate fabrication process. The thickness of the film layer is directly proportional to the amount of warpage induced in the substrate during the fabrication process. A support ring is bonded to the peripheral region of the substrate to provide integrity and support.Type: GrantFiled: April 4, 1991Date of Patent: June 23, 1992Assignee: International Business Machines CorporationInventors: Thomas B. Faure, Kurt R. Kimmel, James G. Ryan, Timothy D. Sullivan
-
Patent number: 5091289Abstract: Disclosed is a process for producing multi-level conductor/insulator films on a processed semiconductor substrate having a conductor pattern. The insulator layers, each comprise a photosensitive polyimide polymer composition, and this allows the desired wiring channels and stud vias to be formed directly in the insulator layers, without the use of separate masking layers and resulting image transfer steps, thus providing a less cumbersome and costly process.Type: GrantFiled: April 30, 1990Date of Patent: February 25, 1992Assignee: International Business Machines CorporationInventors: John E. Cronin, Carter W. Kaanta, Rosemary A. Previti-Kelly, James G. Ryan
-
Patent number: 5086016Abstract: A contact is provided in a self-aligned manner to a doped region a semiconductor substrate by first forming a layer of a transition metal-boride compound over a selected region on the substrate. A layer of a transition metal-nitride compound is formed over the layer of transition metal-boride compound, and the structure is heated to drive dopant from the layer of transition metal-boride compound into the substrate. The transition metal-boride/transition metal nitride layers are patterned to leave a contact to the doped region.Type: GrantFiled: October 31, 1990Date of Patent: February 4, 1992Assignee: International Business Machines CorporationInventors: Stephen B. Brodsky, Rajiv V. Joshi, John S. Lechaton, James G. Ryan, Dominic J. Schepis
-
Patent number: 4840302Abstract: An alloy for contacting portions of a conductive interconnect layer exposed by an overlying organic insulating layer having apertures therethrough. The alloy contains chromium and titanium, and is formed such that at least 50 atm % of the total content of the alloy is titanium at the alloy-insulating layer interface.Type: GrantFiled: April 15, 1988Date of Patent: June 20, 1989Assignee: International Business Machines CorporationInventors: David A. Gardner, James G. Ryan, Joseph G. Schaefer, Erick G. Walton
-
Patent number: 4490193Abstract: A method for diffusing a conductively determining impurity in a semiconductor substrate and making electrical contact thereto by depositing a layer of a rare earth boride material over a predetermined surface portion of the substrate and heating the substrate for a predetermined period of time at a predetermined temperature which is sufficient to cause boron from the boride material to diffuse into the adjoining portion of the substrate to modify its conductive characteristics. At the same time a good electrical ohmic contact is established between the boride material and the adjoining substrate portion while the boride material retains its conductivity even after the outdiffusion of some of its boron into the substrate during the heat treatment.Type: GrantFiled: September 29, 1983Date of Patent: December 25, 1984Assignee: International Business Machines CorporationInventors: Mousa H. Ishaq, Stanley Roberts, James G. Ryan
-
Patent number: 4481046Abstract: A method for diffusing a conductivity determining impurity in a semiconductor substrate and making electrical contact thereto by depositing a conductive layer made of a rare earth hexaboride material containing a predetermined amount of silicon in it over a surface portion of the substrate and heating the substrate for a predetermined period of time at a predetermined temperature which is sufficient to cause boron from the hexaboride material to diffuse into the adjoining portion of the substrate to modify its conductor characteristics. At the same time a good electrical ohmic contact is established between the conductive layer and the adjoining substrate portion while the conductive layer retains its conductivity even after the outdiffusion of some of its boron into the substrate during the heat treatment.Type: GrantFiled: September 29, 1983Date of Patent: November 6, 1984Assignee: International Business Machines CorporationInventors: Dennis P. Bouldin, Dale P. Hallock, Stanley Roberts, James G. Ryan
-
Patent number: 4464701Abstract: An improved method of fabricating a stable high dielectric constant and low leakage dielectric material which includes oxidizing at a temperature of about 600.degree. C. or higher a layer of a mixture of a transition metal nitride and silicon nitride to produce a mixture which includes an oxide of the transition metal and silicon nitride. The initial mixture of transition metal nitride and silicon nitride may be deposited by reactive sputtering techniques or other known deposition techniques on, a semiconductor or an electrically conductive layer, and the thickness of the mixture should be within the range of 3 to 50 nanometers. By depositing an electrically conductive layer on the oxidized mixture, a capacitor having a high dielectric, and low current leakage dielectric medium is provided.Type: GrantFiled: August 29, 1983Date of Patent: August 7, 1984Assignee: International Business Machines CorporationInventors: Stanley Roberts, James G. Ryan