Patents by Inventor James W. Meyer
James W. Meyer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9652412Abstract: In a memory system, multiple memory modules communicate over a bus. Each memory module may include a hub and at least one memory storage unit. The hub receives local data from the memory storage units, and downstream data from one or more other memory modules. The hub assembles data to be sent over the bus within a data block structure, which is divided into multiple lanes. An indication is made of where, within the data block structure, a breakpoint will occur in the data being placed on the bus by a first source (e.g., the local or downstream data). Based on the indication, data from a second source (e.g., the downstream or local data) is placed in the remainder of the data block, thus reducing gaps on the bus. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: August 11, 2014Date of Patent: May 16, 2017Assignee: Micron Technology, Inc.Inventors: James W. Meyer, Kirsten (Renick) Lunzer
-
Publication number: 20140351502Abstract: In a memory system, multiple memory modules communicate over a bus. Each memory module may include a hub and at least one memory storage unit. The hub receives local data from the memory storage units, and downstream data from one or more other memory modules. The hub assembles data to be sent over the bus within a data block structure, which is divided into multiple lanes. An indication is made of where, within the data block structure, a breakpoint will occur in the data being placed on the bus by a first source (e.g., the local or downstream data). Based on the indication, data from a second source (e.g., the downstream or local data) is placed in the remainder of the data block, thus reducing gaps on the bus. Additional apparatus, systems, and methods are disclosed.Type: ApplicationFiled: August 11, 2014Publication date: November 27, 2014Inventors: James W. Meyer, Kirsten Renick
-
Patent number: 8806152Abstract: In a memory system, multiple memory modules communicate over a bus. Each memory module may include a hub and at least one memory storage unit. The hub receives local data from the memory storage units, and downstream data from one or more other memory modules. The hub assembles data to be sent over the bus within a data block structure, which is divided into multiple lanes. An indication is made of where, within the data block structure, a breakpoint will occur in the data being placed on the bus by a first source (e.g., the local or downstream data). Based on the indication, data from a second source (e.g., the downstream or local data) is placed in the remainder of the data block, thus reducing gaps on the bus. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: December 3, 2012Date of Patent: August 12, 2014Assignee: Micron Technology, Inc.Inventors: James W. Meyer, Kirsten Renick
-
Patent number: 8589643Abstract: A memory hub includes a local queue that stores local memory responses, a bypass path that passes downstream memory responses, and a buffered queue coupled to the bypass path that stores downstream memory responses from the bypass path. A multiplexer is coupled to the local queue, buffered queue, and the bypass path and outputs responses from a selected one of the queues or the bypass path responsive to a control signal. Arbitration control logic is coupled to the multiplexer and the queues and develops the control signal to control the response output by the multiplexer.Type: GrantFiled: December 22, 2005Date of Patent: November 19, 2013Assignee: Round Rock Research, LLCInventors: James W. Meyer, Cory Kanski
-
Patent number: 8327089Abstract: In a memory system, multiple memory modules communicate over a bus. Each memory module may include a hub and at least one memory storage unit. The hub receives local data from the memory storage units, and downstream data from one or more other memory modules. The hub assembles data to be sent over the bus within a data block structure, which is divided into multiple lanes. An indication is made of where, within the data block structure, a breakpoint will occur in the data being placed on the bus by a first source (e.g., the local or downstream data). Based on the indication, data from a second source (e.g., the downstream or local data) is placed in the remainder of the data block, thus reducing gaps on the bus. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: January 6, 2012Date of Patent: December 4, 2012Assignee: Micron Technology, Inc.Inventors: James W. Meyer, Kirsten Renick
-
Publication number: 20120110255Abstract: In a memory system, multiple memory modules communicate over a bus. Each memory module may include a hub and at least one memory storage unit. The hub receives local data from the memory storage units, and downstream data from one or more other memory modules. The hub assembles data to be sent over the bus within a data block structure, which is divided into multiple lanes. An indication is made of where, within the data block structure, a breakpoint will occur in the data being placed on the bus by a first source (e.g., the local or downstream data). Based on the indication, data from a second source (e.g., the downstream or local data) is placed in the remainder of the data block, thus reducing gaps on the bus. Additional apparatus, systems, and methods are disclosed.Type: ApplicationFiled: January 6, 2012Publication date: May 3, 2012Inventors: James W. Meyer, Kirsten Renick
-
Patent number: 8095748Abstract: In a memory system, multiple memory modules communicate over a bus. Each memory module may include a hub and at least one memory storage unit. The hub receives local data from the memory storage units, and downstream data from one or more other memory modules. The hub assembles data to be sent over the bus within a data block structure, which is divided into multiple lanes. An indication is made of where, within the data block structure, a breakpoint will occur in the data being placed on the bus by a first source (e.g., the local or downstream data). Based on the indication, data from a second source (e.g., the downstream or local data) is placed in the remainder of the data block, thus reducing gaps on the bus. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: July 30, 2010Date of Patent: January 10, 2012Assignee: Micron Technology, Inc.Inventors: James W. Meyer, Kirsten Renick
-
Publication number: 20100299440Abstract: In a memory system, multiple memory modules communicate over a bus. Each memory module may include a hub and at least one memory storage unit. The hub receives local data from the memory storage units, and downstream data from one or more other memory modules. The hub assembles data to be sent over the bus within a data block structure, which is divided into multiple lanes. An indication is made of where, within the data block structure, a breakpoint will occur in the data being placed on the bus by a first source (e.g., the local or downstream data). Based on the indication, data from a second source (e.g., the downstream or local data) is placed in the remainder of the data block, thus reducing gaps on the bus. Additional apparatus, systems, and methods are disclosed.Type: ApplicationFiled: July 30, 2010Publication date: November 25, 2010Inventors: James W. Meyer, Kirsten Renick
-
Patent number: 7779212Abstract: In a memory system, multiple memory modules communicate over a bus. Each memory module includes a hub and at least one memory storage unit. The hub receives local data from the memory storage units, and downstream data from one or more other memory modules. The hub assembles data to be sent over the bus within a data block structure, which is divided into multiple lanes. An indication is made of where, within the data block structure, a breakpoint will occur in the data being placed on the bus by a first source (e.g., the local or downstream data). Based on the indication, data from a second source (e.g., the downstream or local data) is placed in the remainder of the data block, thus reducing gaps on the bus.Type: GrantFiled: October 17, 2003Date of Patent: August 17, 2010Assignee: Micron Technology, Inc.Inventors: James W. Meyer, Kirsten Renick
-
Patent number: 7370122Abstract: Systems and methods for providing distributed configuration storage are presented. The configuration storage is divided into distributed configuration target modules that are physically located in each design section of a device that uses configuration storage. A distributed configuration master module, physically located near the host interface, controls access into and out of each target module via a distributed configuration bus. The creation of each storage array in the distributed configuration storage can be automated using a scripting tool that converts each register specification into hardware description language code.Type: GrantFiled: November 9, 2006Date of Patent: May 6, 2008Assignee: Micron Technology, Inc.Inventors: James W. Meyer, Jake Klier
-
Patent number: 7277965Abstract: Systems and methods for providing distributed configuration storage are presented. The configuration storage is divided into distributed configuration target modules that are physically located in each design section of a device that uses configuration storage. A distributed configuration master module, physically located near the host interface, controls access into and out of each target module via a distributed configuration bus. The creation of each storage array in the distributed configuration storage can be automated using a scripting tool that converts each register specification into hardware description language code.Type: GrantFiled: September 1, 2004Date of Patent: October 2, 2007Assignee: Micron Technology Corp.Inventors: James W Meyer, Jake Klier
-
Patent number: 7152123Abstract: Systems and methods for providing distributed configuration storage are presented. The configuration storage is divided into distributed configuration target modules that are physically located in each design section of a device that uses configuration storage. A distributed configuration master module, physically located near the host interface, controls access into and out of each target module via a distributed configuration bus. The creation of each storage array in the distributed configuration storage can be automated using a scripting tool that converts each register specification into hardware description language code.Type: GrantFiled: December 23, 2002Date of Patent: December 19, 2006Assignee: Micron Technology, Inc.Inventors: James W Meyer, Jake Klier
-
Patent number: 7120743Abstract: A memory hub includes a local queue that stores local memory responses, a bypass path that passes downstream memory responses, and a buffered queue coupled to the bypass path that stores downstream memory responses from the bypass path. A multiplexer is coupled to the local queue, buffered queue, and the bypass path and outputs responses from a selected one of the queues or the bypass path responsive to a control signal. Arbitration control logic is coupled to the multiplexer and the queues and develops the control signal to control the response output by the multiplexer.Type: GrantFiled: October 20, 2003Date of Patent: October 10, 2006Assignee: Micron Technology, Inc.Inventors: James W. Meyer, Cory Kanski
-
Patent number: 7103682Abstract: Systems and methods, for providing distributed configuration storage are presented. The configuration storage is divided into distributed configuration target modules that are physically located in each design section of a device that uses configuration storage. A distributed configuration master module, physically located near the host interface, controls access into and out of each target module via a distributed configuration bus. The creation of each storage array in the distributed configuration storage can be automated using a scripting tool that converts each register specification into hardware description language code.Type: GrantFiled: September 1, 2004Date of Patent: September 5, 2006Assignee: Micron Technology, Inc.Inventors: James W Meyer, Jake Klier
-
Publication number: 20040122990Abstract: Systems and methods for providing distributed configuration storage are presented. The configuration storage is divided into distributed configuration target modules that are physically located in each design section of a device that uses configuration storage. A distributed configuration master module, physically located near the host interface, controls access into and out of each target module via a distributed configuration bus. The creation of each storage array in the distributed configuration storage can be automated using a scripting tool that converts each register specification into hardware description language code.Type: ApplicationFiled: December 23, 2002Publication date: June 24, 2004Applicant: Micron Technology, Inc.Inventors: James W. Meyer, Jake Klier
-
Patent number: 6654832Abstract: BIOS instructions are transferred from a BIOS ROM to a processor for either execution or storage in a system memory. The BIOS ROM has an address bus coupled to an address bus of the processor and a data bus coupled to the an intelligent drive electronics (“IDE”) controller through the data bus portion of an IDE bus. In operation, the processor applies addresses directly to the address bus of the BIOS ROM, and the corresponding instructions are coupled through the IDE data bus and the system controller to the data bus of the processor.Type: GrantFiled: January 18, 2000Date of Patent: November 25, 2003Assignee: Micron Technology, Inc.Inventors: James W. Meyer, Terry M. Cronin
-
Patent number: 6591318Abstract: A system transfers BIOS instructions from a BIOS ROM to a processor for either execution or storage in a system memory. The BIOS ROM has an address bus coupled to an address bus of the processor and a data bus coupled to the an intelligent drive electronics (“IDE”) controller through the data bus portion of an IDE bus. In operation, the processor applies addresses directly to the address bus of the BIOS ROM, and the corresponding instructions are coupled through the IDE data bus and the system controller to the data bus of the processor.Type: GrantFiled: January 24, 2000Date of Patent: July 8, 2003Assignee: Micron Technology, Inc.Inventors: James W. Meyer, Terry M. Cronin
-
Patent number: 6571204Abstract: The present invention includes simulation system devices and methods. The invention can be used to collect information describing a desired data exchange between simulated devices and can assist in the generation of simulation model control programs that implement the desired data exchange. The disclosed methods feature generating simulation control code by interacting with a user to receive an address constraint and by generating a collection of data transfer instructions. Each data transfer instruction includes a data transfer address selected from a collection of addresses. The disclosed systems feature a simplified simulation data entry system including means for receiving address constraint information delimiting a collection of data transfer address values and means for generating a collection of simulation data transfer instructions. Each data transfer instruction may include an address selected from the collection of data transfer address values.Type: GrantFiled: August 4, 1998Date of Patent: May 27, 2003Assignee: Micron Technology, Inc.Inventor: James W. Meyer
-
Patent number: 6560680Abstract: The present invention relates to a computer system comprising at least one requesting agent, a system controller and a memory subsystem comprising a main memory and a noncacheable subset of main memory physically distinct from the main memory.Type: GrantFiled: November 26, 2001Date of Patent: May 6, 2003Assignee: Micron Technology, Inc.Inventor: James W. Meyer
-
Patent number: 6535841Abstract: A method for testing an IDE controller with random constraints, the method comprising: providing an IDE controller model having a primary and a secondary channel and a host interface; transmitting data patterns to a primary and a secondary device model; receiving the data patterns from the primary and secondary device models; arbitrating the transfer of the data patterns to and from the primary and secondary device models; and determining whether the data patterns returned from the primary and secondary device models match expected values.Type: GrantFiled: August 25, 1999Date of Patent: March 18, 2003Assignee: Micron Technology, Inc.Inventor: James W. Meyer